| Electronic Components Datasheet Search |
|
EPLD Datasheet(PDF) 8 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EPLD Datasheet(HTML) 8 Page - Altera Corporation |
|
8 / 42 page ![]() 752 Altera Corporation Classic EPLD Family Data Sheet Figure 5. Classic Switching Waveforms I/O Pin Input Pin Logic Array Input Logic Array Output Output Pin tIN tLAD tCLR tOD tIO Input Mode tPD1 = tIN + tLAD + tOD tPD2 = tIO + tIN + tLAD + tOD tFD tASU Clock Pin Clock into Logic Array Clock from Logic Array Data from Logic Array Register Output to Logic Array tR tACH tIN t F tIC tACL tAH Array Clock Mode Global Clock Pin Global Clock at Register Data from Logic Array tR tIN tICS tSU tH tF tCH tCL Global Clock Mode tOD Clock from Logic Array Data from Logic Array Output Pin High-Impedance Tri-State tZX tXZ Output Mode tR and tF < 3 ns. Inputs are driven at 3 V for a logic high and 0 V for a logic low. All timing characteristics are measured at 1.5 V. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |