ATA5429-PLSW datasheet(29/100 Pages) ATMEL

29 / 100 page

4841D–WIRE–10/07

ATA5423/ATA5425/ATA5428/ATA5429

4.1

Pin CLK

Pin CLK is an output to clock a connected microcontroller. The clock frequency f

CLK is calculated

as follows:

Because the enabling of pin CLK is asynchronous, the first clock cycle may be incomplete. The

signal at CLK output has a nominal 50% duty cycle.

Figure 4-3.

Clock Timing

4.2

Basic Clock Cycle of the Digital Circuitry

The complete timing of the digital circuitry is derived from one clock. As shown in Figure 4-2

on page 27, this clock cycle T

DCLK is derived from the crystal oscillator (XTO) in combination with

a divider.

DCLK controls the following application relevant parameters:

• Timing of the polling circuit including bit check

• TX bit rate

The clock cycle of the bit check and the TX bit rate depends on the selected bit-rate range

(BR_Range) which is defined in control register 6 (see Table 7-20 on page 42) and XLim which

is defined in control register 4 (see Table 7-13 on page 40). This clock cycle T

XDCLK is defined by

the following formulas for further reference:

BR_Range

⇒

BR_Range 0: T

XDCLK = 8 × TDCLK × XLim

BR_Range 1: T

XDCLK = 4 × TDCLK × XLim

BR_Range 2: T

XDCLK = 2 × TDCLK × XLim

BR_Range 3: T

XDCLK = 1 × TDCLK × XLim

CLK

XTO

-----------

CLK_ON

(Control register 3)

N_RESET

CLK

VSOUT

Thres_2 = 2.38V (typically)

Thres_1 = 2.3V (typically)

DCLK

XTO

-----------

ATA5429-PLSW Datasheet(PDF) 29 Page - ATMEL Corporation

ATA5429-PLSW Datasheet(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL