Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8576CU/2 Datasheet(PDF) 28 Page - NXP Semiconductors

Part # PCF8576CU/2
Description  Universal LCD driver for low multiplex rates
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8576CU/2 Datasheet(HTML) 28 Page - NXP Semiconductors

Back Button PCF8576CU/2 Datasheet HTML 24Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 25Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 26Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 27Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 28Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 29Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 30Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 31Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 56 page
background image
PCF8576C_9
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 09 — 9 July 2009
28 of 56
NXP Semiconductors
PCF8576C
Universal LCD driver for low multiplex rates
8.3.4 Bank select command
[1]
The bank select command has no effect in 1:3 or 1:4 multiplex drive modes.
8.3.5 Blink command
8.4 Display controller
The display controller executes the commands identified by the command decoder. It
contains the status registers of the PCF8576C and coordinates their effects. The
controller is also responsible for loading display data into the display RAM as required by
the filling order.
9.
Internal circuitry
Table 15.
Bank select command[1]
Bank
Mode
Bit
Value
Static
1:2 multiplex drive mode
Input bank
RAM bit 0
RAM bits 0 and 1
I
0
RAM bit 2
RAM bits 2 and 3
1
Output bank
RAM bit 0
RAM bits 0 and 1
O
0
RAM bit 2
RAM bits 2 and 3
1
Table 16.
Blink frequency command bit description
Blink frequency
Bit
BF1
BF0
off
0
0
10
1
21
0
31
1
Table 17.
Blink mode command bit description
Blink mode
Bit A
normal blinking
0
alternate RAM bank blinking
1
Fig 20. Device protection diagram
013aaa109
VLCD
VSS
SYNC
CLK, OSC, A0 to A2,
SA0,
VDD
BP0 to BP3,
S0 to S39
SDA, SCL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com