HT45R37V datasheet(38/90 Pages) HOLTEK

38 / 90 page

HT45R37V

Rev. 1.00

October 20, 2009

conversion cycle will be initiated. When the START bit is

brought from low to high but not low again, the EOCB bit

in the ADCR register will be set high and the analog to

digital converter will be reset. It is the START bit that is

used to control the overall on/off operation of the internal

analog to digital converter.

The EOCB bit in the ADCR register is used to indicate

when the analog to digital conversion process is com-

plete. This bit will be automatically cleared to zero by the

microcontroller after a conversion cycle has ended. In

addition, the corresponding A/D interrupt request flag

will be set in the interrupt control register, and if the inter-

rupts are enabled, an appropriate internal interrupt sig-

nal will be generated. This A/D internal interrupt signal

will direct the program flow to the associated A/D inter-

nal interrupt address for processing. If the A/D internal

interrupt is disabled, the microcontroller can be used to

poll the EOCB bit in the ADCR register to check whether

it has been cleared as an alternative method of detect-

ing the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates

from the system clock fSYS, is first divided by a division

ratio, the value of which is determined by the ADCS2,

ADCS1 and ADCS0 bits in the ACSR register.

Controlling the on/off function of the A/D converter cir-

cuitry is implemented using the ADONB bit in the ACSR

ister. Both the ADONB bit must cleared to zero and the

value of the PCR bits must have a non-zero value for the

A/D converter to be enabled.

PCR

ADONB

A/D

Off

> 0

Off

Although the A/D clock source is determined by the sys-

tem clock fSYS, and by bits ADCS2, ADCS1 and ADCS0,

there are some limitations on the maximum A/D clock

source speed that can be selected. As the minimum value

of permissible A/D clock period, tAD,is0.5

ms, care must be

taken for system clock speeds in excess of 4MHz. For

system clock speeds in excess of 4MHz, the ADCS2,

ADCS1 and ADCS0 bits should not be set to

²000². Doing

so will give A/D clock periods that are less than the mini-

mum A/D clock period which may result in inaccurate A/D

conversion values. Refer to the following table for exam-

ples, where values marked with an asterisk * show where,

depending upon the device, special care must be taken,

as the values may be less than the specified minimum A/D

Clock Period.

b 7

b 0

S T A R T

P C R 2 P C R 1 P C R 0 A C S 2 A C S 1 A C S 0

E O C B

A D C R R e g i s t e r

S e l e c t A / D c h a n n e l

P o r t B A / D c h a n n e l c o n f i g u r a t i o n s

E n d o f A / D c o n v e r s i o n f l a g

1 : A / D c o n v e r s i o n w a i t i n g o r i n p r o g r e s s

0 : A / D c o n v e r s i o n e n d e d

S t a r t t h e A / D c o n v e r s i o n

0 ® 1 ® 0 : S t a r t

A C S 2

A C S 1

A C S 0

0 0 0 : A N 0

0 0 1 : A N 1

O t h e r : U n p r e d i c t a b l e o p e r a t i o n - b i t s m u s t N O T b e s e t e x c e p t " 0 0 0 " a n d " 0 0 1 "

P C R 2

P C R 1

P C R 0

0 0 0 : P B 0 a n d P B 1 a r e I / O

0 0 1 : P B 0 i s A / D i n p u t , P B 1 i s I / O

0 1 0 : P B 0 a n d P B 1 a r e A / D I n p u t

O t h e r : U n p r e d i c t a b l e o p e r a t i o n - b i t s m u s t N O T b e s e t e x c e p t " 0 0 0 " , " 0 0 1 " a n d " 0 1 0 "

A/D Converter Control Register

- ADCR

HT45R37V Datasheet(PDF) 38 Page - Holtek Semiconductor Inc

HT45R37V Datasheet(HTML) 38 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL