SC16IS752IPW datasheet(26/59 Pages) NXP

26 / 59 page

SC16IS752_SC16IS762_7

Product data sheet

Rev. 07 — 19 May 2008

26 of 59

NXP Semiconductors

SC16IS752/SC16IS762

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR

8.7 Modem Control Register (MCR)

The MCR controls the interface with the mode, data set, or peripheral device that is

emulating the modem. Table 19 shows Modem Control Register bit settings.

[1]

MCR[7:5] and MCR[2] can only be modiﬁed when EFR[4] is set, that is, EFR[4] is a write enable.

Table 19.

Modem Control Register bits description

Bit

Symbol

Description

MCR[7][1]

Clock divisor.

logic 0 = divide-by-1 clock input

logic 1 = divide-by-4 clock input

MCR[6][1]

IrDA mode enable.

logic 0 = normal UART mode

logic 1 = IrDA mode

MCR[5][1]

Xon Any.

logic 0 = disable Xon Any function

logic 1 = enable Xon Any function

MCR[4]

Enable loopback.

logic 0 = normal operating mode

logic 1 = enable local Loopback mode (internal). In this mode the

MCR[1:0] signals are looped back into MSR[4:5] and the TX output is

looped back to the RX input internally.

MCR[3]

reserved

MCR[2]

TCR and TLR enable.

logic 0 = disable the TCR and TLR register

logic 1 = enable the TCR and TLR register

MCR[1]

RTS

logic 0 = force RTS output to inactive (HIGH)

logic 1 = force RTS output to active (LOW). In Loopback mode,

controls MSR[4]. If Auto-RTS is enabled, the RTS output is controlled

by hardware ﬂow control.

MCR[0]

DTR. If GPIO5 or GPIO1 is selected as DTR modem pin through

IOControl register bit 1 or bit 2, the state of DTR pin can be controlled as

below. Writing to IOState bit 5 or bit 1 will not have any effect on the DTR

pin.

logic 0 = force DTR output to inactive (HIGH)

logic 1 = force DTR output to active (LOW)

SC16IS752IPW Datasheet(PDF) 26 Page - NXP Semiconductors

SC16IS752IPW Datasheet(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL