SC16IS752IPW datasheet(40/59 Pages) NXP

40 / 59 page

SC16IS752_SC16IS762_7

Product data sheet

Rev. 07 — 19 May 2008

40 of 59

NXP Semiconductors

SC16IS752/SC16IS762

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR

The register read cycle (see Figure 19) commences in a similar manner, with the master

sending a slave address with the direction bit set to WRITE with a following subaddress.

Then, in order to reverse the direction of the transfer, the master issues a Repeated

START followed again by the device address, but this time with the direction bit set to

READ. The data bytes starting at the internal subaddress will be clocked out of the device,

each followed by a master-generated acknowledge. The last byte of the read cycle will be

followed by a negative acknowledge, signalling the end of transfer. The cycle is terminated

by a STOP signal.

White block: host to SC16IS752/SC16IS762

Grey block: SC16IS752/SC16IS762 to host

(1) See Table 33 for additional information.

Fig 18. Master writes to slave

SLAVE ADDRESS

002aab047

nDATA

White block: host to SC16IS752/SC16IS762

Grey block: SC16IS752/SC16IS762 to host

(1) See Table 33 for additional information.

Fig 19. Master read from slave

SLAVE ADDRESS

002aab048

SLAVE ADDRESS

nDATA

LAST DATA

Table 33.

Bit

Name

Function

not used

6:3

A[3:0]

UART’s internal register select

2:1

CH1, CH0

Channel select.

00 = channel A

01 = channel B

10 = reserved

11 = reserved

not used

SC16IS752IPW Datasheet(PDF) 40 Page - NXP Semiconductors

SC16IS752IPW Datasheet(HTML) 40 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL