Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MSC8102 Datasheet(PDF) 41 Page - Freescale Semiconductor, Inc

Part # MSC8102
Description  Quad Core 16-Bit Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8102 Datasheet(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button MSC8102 Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 43Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 44Page - Freescale Semiconductor, Inc MSC8102 Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 80 page
background image
AC Timings
MSC8102 Quad Core Digital Signal Processor, Rev. 12
Freescale Semiconductor
2-11
Table 2-13.
AC Timing for SIU Outputs
No.
Characteristic
Value1
Units
30 pF
50 pF
30
Min delay from the 50% level of the REFCLK for all signals
1.0
1.0
ns
31
PSDVAL/TEA/TA max delay from the 50% level of the REFCLK rising edge
•
Pipeline mode
•
Non-pipeline mode
6.0
6.5
7.5
8.0
ns
ns
32a
Address bus max delay from the 50% level of the REFCLK rising edge
•
Multi-master mode (SIUBCR[EBM] = 1)
•
Single-master mode (SIUBCR[EBM] = 0)
7.2
4.1
8.7
5.6
ns
ns
32b
Address attributes: TT/TC/TBST/TSIZ/GBL max delay from the 50% level of the REFCLK
rising edge
5.8
7.3
ns
32c
BADDR max delay from the 50% level of the REFCLK rising edge
4.8
6.3
ns
33a
Data bus max delay from the 50% level of the REFCLK rising edge
•
Pipeline mode
•
Non-pipeline mode
5.0
7.5
6.5
9.0
ns
ns
33b
DP max delay from the 50% level of the REFCLK rising edge
•
Pipeline mode
•
Non-pipeline mode
5.5
7.5
7.0
9.0
ns
ns
34
Memory controller signals/ALE max delay from the 50% level of the REFCLK rising edge
5.9
7.4
ns
35a
DBG/BG/BR/DBB max delay from the 50% level of the REFCLK rising edge
5.5
7.0
ns
35b
AACK/ABB/TS/CS max delay from the 50% level of the REFCLK rising edge
6.3
7.8
ns
Notes:
1.
Values are measured from the 50% level of the REFCLK rising edge to the 50% signal level.
2.
The maximum bus frequency depends on the mode:
• In 60x-compatible mode connected to another MSC8102 device, the frequency is determined by adding the input and output
longest timing values, which results in a frequency of 75 MHz for 30 pF output capacitance.
• In single-master mode, the frequency depends on the timing of the devices connected to the MSC8102.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com