 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CY8C52 Datasheet(PDF) 41 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CY8C52 Datasheet(HTML) 41 Page - Cypress Semiconductor |
|
|
41 / 94 page  PRELIMINARY PSoC® 5: CY8C52 Family Datasheet Document Number: 001-66236 Rev. ** Page 41 of 94 Figure 7-19. CAN Controller Block Diagram 7.6 USB PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the “I/O System and Routing” section on page 25. USB includes the following features: Eight unidirectional data endpoints One bidirectional control endpoint 0 (EP0) Shared 512-byte buffer for the eight data endpoints Dedicated 8-byte buffer for EP0 Two memory modes Manual Memory Management with No DMA Access Manual Memory Management with Manual DMA Access Internal 3.3 V regulator for transceiver Internal 48 MHz oscillator that auto locks to USB bus clock, requiring no external crystal for USB (USB equipped parts only) Interrupts on bus and each endpoint event, with device wakeup USB Reset, Suspend, and Resume operations Bus powered and self powered modes Figure 7-20. USB TxMessage0 TxReq TxAbort TxMessage7 TxReq TxAbort TxMessage1 TxReq TxAbort TxMessage6 TxReq TxAbort Priority Arbiter RxMessage0 RxMessage15 RxMessage1 RxMessage14 RxMessage Handler Acceptance Code 0 Acceptance Mask 0 Acceptance Code 1 Acceptance Mask 1 Acceptance Code 14 Acceptance Mask 14 Acceptance Code 15 Acceptance Mask 15 RTR RxMessages 0-15 Tx CAN Framer CRC Generator Rx CAN Framer CRC Check Bit Timing Error Detection CRC Form ACK Bit Stuffing Bit Error Overload Arbitration TxInterrupt Request (if enabled) RxInterrupt Request (if enabled) Error Status Error Active Error Passive Bus Off Tx Error Counter Rx Error Counter ErrInterrupt Request (if enabled) WakeUp Request Rx Buffer Status RxMessage Available Tx Buffer Status TxReq Pending Rx Tx S I E (Serial Interface Engine) 48 MHz IMO Arbiter 512 X 8 SRAM USB I/O D+ D– Interrupts External 22 Ω Resistors [+] Feedback [+] Feedback [+] Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
