CYUSB3014 datasheet(10/38 Pages) CYPRESS

10 / 38 page

PRELIMINARY

CYUSB3014

Document Number 001-52136 Rev. *H

Page 10 of 38

The different low power modes are described in Table 6..

Table 6. Entry and Exit Methods for Low Power Modes

Low Power Mode

Characteristics

Methods of Entry

Methods of Exit

Suspend Mode with

USB 3.0 PHY

Enabled (L1)

■ The power consumption in this

mode does not exceed ISB1

■ USB 3.0 PHY is enabled and

is in U3 mode (one of the

suspend modes defined by

the USB3.0 specification).

This one block alone is opera-

tional with its internal clock

while all other clocks are shut

down

■ All I/Os maintain their previous

state

■ Power supply for the wakeup

source and core power must

be retained. All other power

domains can be turned on/off

individually

■ The states of the configuration

registers, buffer memory and

all internal RAM are

maintained

■ All transactions must be

completed before EZ-USB

FX3 enters Suspend mode

(state of outstanding transac-

tions are not preserved)

■ The firmware resumes

operation from where it was

suspended (except when

woken up by RESET#

assertion) because the

program counter does not

reset

■ Firmware executing on

ARM926EJ-S core can put EZ-USB

FX3 into suspend mode. For

example, on USB suspend

condition, firmware may decide to

put EZ-USB FX3 into suspend

mode

■ External Processor, through the

use of mailbox registers can put

EZ-USB FX3 into suspend mode

■ D+ transitioning to low or high

■ D- transitioning to low or high

■ Impedance change on OTG_ID pin

■ Resume condition on SSRX +/-

■ Detection of VBUS

■ Level detect on UART_CTS

(programmable polarity)

■ GPIF II interface assertion of

CTL[0]

■ Assertion of RESET#

[+] Feedback

CYUSB3014 Datasheet(PDF) 10 Page - Cypress Semiconductor

CYUSB3014 Datasheet(HTML) 10 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL