ADS6123IRHB25 datasheet(29/67 Pages) TI1

29 / 67 page

www.ti.com

fIN − Input Frequency − MHz

100

150

200

250

300

350

400

450

500

G025

Gain = 0 dB

Gain = 3.5 dB

fIN − Input Frequency − MHz

100

150

200

250

300

350

400

450

500

G026

Gain = 0 dB

Gain = 3.5 dB

fIN − Input Frequency − MHz

100

200

300

400

500

G027

Input adjusted to get −1dBFS input

1 dB

0 dB

5 dB

6 dB

2 dB

4 dB

3 dB

fIN − Input Frequency − MHz

100

200

300

400

500

G028

1 dB

0 dB

3 dB

4 dB

2 dB

Input adjusted to get −1dBFS input

5 dB

6 dB

AVDD − Supply Voltage − V

3.0

3.1

3.2

3.3

3.4

3.5

3.6

G029

fIN = 70.1 MHz

DRVDD = 3.3 V

SNR

SFDR

DRVDD − Supply Voltage − V

1.8

2.0

2.2

2.4

2.6

2.8

3.0

3.2

3.4

3.6

G030

fIN = 10.1 MHz

AVDD = 3.3 V

SNR

SFDR

ADS6125, ADS6124

ADS6123, ADS6122

SLAS560A – OCTOBER 2007 – REVISED MARCH 2008

TYPICAL CHARACTERISTICS - ADS6124 (FS= 105 MSPS) (continued)

All plots are at 25

°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V

PP differential

clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output

interface (unless otherwise noted)

SFDR vs INPUT FREQUENCY (LVDS interface)

SNR vs INPUT FREQUENCY (LVDS interface)

Figure 33.

Figure 34.

SFDR vs INPUT FREQUENCY ACROSS GAINS

SINAD vs INPUT FREQUENCY ACROSS GAINS

Figure 35.

Figure 36.

PERFORMANCE vs AVDD

PERFORMANCE vs DRVDD

Figure 37.

Figure 38.

Submit Documentation Feedback

Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122

ADS6123IRHB25 Datasheet(PDF) 29 Page - Texas Instruments

ADS6123IRHB25 Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL