ADS6123IRHB25 datasheet(13/67 Pages) TI1

13 / 67 page

www.ti.com

SERIAL INTERFACE

SCLK

SEN

A 4

A 2

A 1

A 0

D10

REGISTERDATA

SDATA

RESET

SCLK

DSU

SLOADS

SLOADH

ADS6125, ADS6124

ADS6123, ADS6122

SLAS560A – OCTOBER 2007 – REVISED MARCH 2008

Table 3. SDATA, PDN Control Pins

SDATA

PDN

DESCRIPTION

Low

Normal operation

Low

High (AVDD)

Standby - only the ADC is powered down

High (AVDD)

Low

Output buffers are powered down, fast wake-up time

High (AVDD)

Global power down. ADC, internal reference and output buffers are powered down, slow wake-up time

The ADC has a set of internal registers, which can be accessed through the serial interface formed by pins SEN

(Serial interface Enable), SCLK (Serial Interface Clock), SDATA (Serial Interface Data) and RESET. After device

power-up, the internal registers must be reset to their default values by applying a high-going pulse on RESET

(of width greater than 10 ns).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge

of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge

when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data is loaded in

multiples of 16-bit words within a single active SEN pulse.

The first 5 bits form the register address and the remaining 11 bits form the register data.

The interface can work with SCLK frequency from 20 MHz down to very low speeds (few Hertz) and also with

non-50% SCLK duty cycle.

Figure 5. Serial Interface Timing Diagram

After power-up, the internal registers must be reset to their default values. This is done in one of two ways:

1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10 ns) as

shown in Figure 5.

2. By applying software reset. Using the serial interface, set the <RST> bit (D4 in register 0x00) to high. This

initializes the internal registers to their default values and then self-resets the <RST> bit to low. In this case

the RESET pin is kept low.

Submit Documentation Feedback

Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122

ADS6123IRHB25 Datasheet(PDF) 13 Page - Texas Instruments

ADS6123IRHB25 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL