Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LPC4088 Datasheet(PDF) 86 Page - NXP Semiconductors

Part # LPC4088
Description  32-bit ARM Cortex-M4 MCU;
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC4088 Datasheet(HTML) 86 Page - NXP Semiconductors

Back Button LPC4088 Datasheet HTML 82Page - NXP Semiconductors LPC4088 Datasheet HTML 83Page - NXP Semiconductors LPC4088 Datasheet HTML 84Page - NXP Semiconductors LPC4088 Datasheet HTML 85Page - NXP Semiconductors LPC4088 Datasheet HTML 86Page - NXP Semiconductors LPC4088 Datasheet HTML 87Page - NXP Semiconductors LPC4088 Datasheet HTML 88Page - NXP Semiconductors LPC4088 Datasheet HTML 89Page - NXP Semiconductors LPC4088 Datasheet HTML 90Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 123 page
background image
LPC408X_7X
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Objective data sheet
Rev. 1 — 17 September 2012
86 of 123
NXP Semiconductors
LPC408x/7x
32-bit ARM Cortex-M4 microcontroller
[1]
Refers to SDRAM clock signal EMC_CLKx.
[2]
The data input set-up time has to be selected with the following margin:
tsu(D) + delay time of feedback clock  SDRAM access time  board delay time  0.
[3]
The data input hold time has to be selected with the following margin:
th(D) + SDRAM access time - board delay time - delay time of feedback clock  0.
[1]
The programmable delay blocks are controlled by the EMCDLYCTL register in the EMC register block. All
delay times are incremental delays for each element starting from delay block 0. See the LPC408x/7x user
manual for details.
Fig 20. Dynamic external memory interface signal timing
002aah129
Tcy(clk)
EMC_CLKn
delay = 0
EMC_DYCSn,
EMC_RAS,
EMC_CAS,
EMC_WE,
EMC_CKEOUTn,
EMC_A[22:0],
EMC_DQMOUTn
th(Q)
th(D)
tsu(D)
EMC_D[31:0]
write
EMC_D[31:0]
read
td(QV)
th(x)
td(xV)
Table 18.
Dynamic characteristics: Dynamic external memory interface programmable
clock delays
CL =10 pF, Tamb = 40 C to 85 C, VDD(3V3) = 3.0 V to 3.6 V.Values guaranteed by design.
Symbol
Parameter
Conditions
Min
Max
Unit
td
delay time
Programmable delay block 0 (CMDDLY
or CLKOUTnDLY bit 0 = 1)
[1] 0.1
0.2
ns
Programmable delay block 1 (CMDDLY
or CLKOUTnDLY bit 1 = 1)
[1] 0.2
0.5
ns
Programmable delay block 2 (CMDDLY
or CLKOUTnDLY bit 2 = 1)
[1] 0.5
1.3
ns
Programmable delay block 3 (CMDDLY
or CLKOUTnDLY bit 3 = 1)
[1] 1.2
2.9
ns
Programmable delay block 4 (CMDDLY
or CLKOUTnDLY bit 4 = 1)
[1] 2.4
6.0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com