CY8C54LP datasheet(9/117 Pages) CYPRESS

9 / 117 page

PRELIMINARY

PSoC® 5LP: CY8C54LP Family

Datasheet

Document Number: 001-84934 Rev. **

Page 9 of 117

Figure 2-6. Example PCB Layout for 100-Pin TQFP Part for Optimal Analog Performance

3. Pin Descriptions

IDAC0, IDAC2.

Low resistance output pin for high current DACs

(IDAC).

Opamp0out, Opamp2out.

High current output of uncommitted

opamp[7].

Extref0, Extref1.

External reference input to the analog system.

SAR0 EXTREF, SAR1 EXTREF.

External references for SAR

ADCs.

Opamp0-, Opamp2-.

Inverting input to uncommitted opamp.

Opamp0+, Opamp2+.

Noninverting

input

uncommitted

opamp.

GPIO.

General purpose I/O pin provides interfaces to the CPU,

digital peripherals, analog peripherals, interrupts, LCD segment

drive, and CapSense[7].

I2C0: SCL, I2C1: SCL.

I2C SCL line providing wake from sleep

on an address match. Any I/O pin can be used for I2C SCL if

wake from sleep is not required.

I2C0: SDA, I2C1: SDA.

I2C SDA line providing wake from sleep

on an address match. Any I/O pin can be used for I2C SDA if

wake from sleep is not required.

Ind.

Inductor connection to boost pump.

kHz XTAL: Xo, kHz XTAL: Xi.

32.768 kHz crystal oscillator pin.

MHz XTAL: Xo, MHz XTAL: Xi.

4 to 25 MHz crystal oscillator

pin.

nTRST.

Optional JTAG Test Reset programming and debug port

connection to reset the JTAG connection.

SIO.

Special I/O provides interfaces to the CPU, digital

peripherals and interrupts with a programmable high threshold

voltage, analog comparator, high sink current, and high

impedance state when the device is unpowered.

SWDCK.

Serial Wire Debug Clock programming and debug port

connection.

SWDIO.

Serial Wire Debug Input and Output programming and

debug port connection.

TCK.

JTAG Test Clock programming and debug port connection.

TDI.

JTAG Test Data In programming and debug port

connection.

TDO.

JTAG Test Data Out programming and debug port

connection.

TMS.

JTAG Test Mode Select programming and debug port

connection.

TRACECLK.

Cortex-M3 TRACEPORT connection, clocks

TRACEDATA pins.

TRACEDATA[3:0].

Cortex-M3

TRACEPORT

connections,

output data.

SWV.

Single Wire Viewer output.

USBIO, D+.

Provides D+ connection directly to a USB 2.0 bus.

May be used as a digital I/O pin; it is powered from VDDD instead

of from a VDDIO. Pins are Do Not Use (DNU) on devices without

USB.

USBIO, D-.

Provides D- connection directly to a USB 2.0 bus.

May be used as a digital I/O pin; it is powered from VDDD instead

of from a VDDIO. Pins are Do Not Use (DNU) on devices without

USB.

VBOOST.

Power sense connection to boost pump.

VD D D

VS SD

VD D A

VS SA

VS SD

Plan e

VS SA

Plan e

Note

7. GPIOs with opamp outputs are not recommended for use with CapSense

CY8C54LP Datasheet(PDF) 9 Page - Cypress Semiconductor

CY8C54LP Datasheet(HTML) 9 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL