AD9508PCBZ datasheet(9/40 Pages) AD

9 / 40 page

Data Sheet

AD9508

Rev. A | Page 9 of 40

CLOCK OUTPUT ADDITIVE TIME JITTER

Table 9.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVDS OUTPUT ADDITIVE TIME JITTER

CLK = 622.08 MHz, Outputs = 622.08 MHz

fs rms

BW = 12 kHz to 20 MHz

fs rms

BW = 20 kHz to 80 MHz

fs rms

BW = 50 kHz to 80 MHz

CLK = 622.08 MHz, Outputs = 155.52 MHz

fs rms

BW = 12 kHz to 20 MHz

144

fs rms

BW = 20 kHz to 80 MHz

142

fs rms

BW = 50 kHz to 80 MHz

CLK = 125 MHz, Outputs = 125 MHz

105

fs rms

BW = 12 kHz to 20 MHz

209

fs rms

BW = 20 kHz to 80 MHz

206

fs rms

BW = 50 kHz to 80 MHz

CLK = 400 MHz, Outputs = 50 MHz

184

fs rms

BW = 12 kHz to 20 MHz

HSTL OUTPUT ADDITIVE TIME JITTER

CLK = 622.08 MHz, Outputs = 622.08 MHz

fs rms

BW = 12 kHz to 20 MHz

fs rms

BW = 100 Hz to 20 MHz

fs rms

BW = 20 kHz to 80 MHz

fs rms

BW = 50 kHz to 80 MHz

CLK = 622.08 MHz, Outputs = 155.52 MHz

fs rms

BW = 12 kHz to 20 MHz

fs rms

BW = 100 Hz to 20 MHz

158

fs rms

BW = 20 kHz to 80 MHz

156

fs rms

BW = 50 kHz to 80 MHz

CMOS OUTPUT ADDITIVE TIME JITTER

CLK = 100 MHz, Outputs = 100 MHz

fs rms

BW = 12 kHz to 20 MHz

AD9508PCBZ Datasheet(PDF) 9 Page - Analog Devices

AD9508PCBZ Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL