Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

A32100DX Datasheet(PDF) 12 Page - Actel Corporation

Part # A32100DX
Description  HiRel FPGAs
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A32100DX Datasheet(HTML) 12 Page - Actel Corporation

Back Button A32100DX Datasheet HTML 8Page - Actel Corporation A32100DX Datasheet HTML 9Page - Actel Corporation A32100DX Datasheet HTML 10Page - Actel Corporation A32100DX Datasheet HTML 11Page - Actel Corporation A32100DX Datasheet HTML 12Page - Actel Corporation A32100DX Datasheet HTML 13Page - Actel Corporation A32100DX Datasheet HTML 14Page - Actel Corporation A32100DX Datasheet HTML 15Page - Actel Corporation A32100DX Datasheet HTML 16Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 98 page
background image
12
can be combined with frequency and voltage to represent
active power dissipation.
E qui v a l ent C apac i t ance
The power dissipated by a CMOS circuit can be expressed by
Equation 1:
Power (uW) = CEQ * VCC
2 * F
(1)
where:
Equivalent capacitance is calculated by measuring ICCactive
at a specified frequency and voltage for each circuit
component of interest. Measurements are made over a range
of frequencies at a fixed value of VCC. Equivalent capacitance
is frequency independent so that the results can be used over
a wide range of operating conditions. Equivalent capacitance
values are shown below.
CE Q Val ues f o r Act e l FP G A s
To calculate the active power dissipated from the complete
design, the switching frequency of each part of the logic must
be known. Equation 2 shows a piecewise linear summation
over all components that applies to all ACT 1, 1200XL,
3200DX, ACT 2, and ACT 3 devices. Since the ACT 1 family has
only one routed array clock, the terms labeled routed_Clk2,
dedicated_Clk, and IO_Clk do not apply. Similarly, the ACT 2
family has two routed array clocks, and the dedicated_Clk
and IO_Clk terms do not apply. For ACT 3 devices, all terms
will apply.
Power = VCC
2 * [(m * C
EQM* fm)modules + (n * CEQI* fn)inputs +
(p * (CEQO+ CL) * fp)outputs + 0.5 * (q1 * CEQCR * fq1)routed_Clk1
+ (r1 * fq1)routed_Clk1 + 0.5 * (q2 * CEQCR * fq2)routed_Clk2 +
(r2 * fq2)routed_Clk2 + 0.5 * (s1 * CEQCD * fs1)dedicated_Clk +
(s2 * CEQCI * fs2)IO_Clk](2)
where:
CEQ
= Equivalent capacitance in pF
VCC
= Power supply in volts (V)
F
= Switching frequency in MHz
ACT 3
1200XL
3200DX ACT 2 ACT 1
Modules (CEQM)
6.7
5.2
5.8
3.7
Input Buffers (CEQI)
7.2
11.6
12.9
22.1
Output Buffers (CEQO)
10.4
23.8
23.8
31.2
Routed Array Clock
Buffer Loads (CEQCR)
1.6
3.5
3.9
4.6
Dedicated Clock Buffer
Loads (CEQCD)
0.7
N/A
N/A
N/A
I/O Clock Buffer Loads
(CEQCI)
0.9
N/A
N/A
N/A
m
= Number of logic modules switching at fm
n
= Number of input buffers switching at fn
p
= Number of output buffers switching at fp
q1
= Number of clock loads on the first routed
array clock (all families)
q2
= Number of clock loads on the second routed
array clock (ACT 2, 1200XL, 3200DX, ACT 3
only)
r1
= Fixed capacitance due to first routed array
clock (all families)
r2
= Fixed capacitance due to second routed array
clock (ACT 2, 1200XL, 3200DX, ACT 3 only)
s1
= Fixed number of clock loads on the dedicated
array clock (ACT 3 only)
s2
= Fixed number of clock loads on the dedicated
I/O clock (ACT 3 only)
CEQM
= Equivalent capacitance of logic modules in pF
CEQI
= Equivalent capacitance of input buffers in pF
CEQO
= Equivalent capacitance of output buffers
in pF
CEQCR
= Equivalent capacitance of routed array clock
in pF
CEQCD
= Equivalent capacitance of dedicated array
clock in pF
CEQCI
= Equivalent capacitance of dedicated I/O clock
in pF
CL
= Output lead capacitance in pF
fm
= Average logic module switching rate in MHz
fn
= Average input buffer switching rate in MHz
fp
= Average output buffer switching rate in MHz
fq1
= Average first routed array clock rate in MHz
(all families)
fq2
= Average second routed array clock rate in
MHz (ACT 2, 1200XL, 3200DX, ACT 3 only)
fs1
= Average dedicated array clock rate in MHz
(ACT 3 only)
fs2
= Average dedicated I/O clock rate in MHz
(ACT 3 only)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com