EPF8282AV datasheet(16/62 Pages) ALTERA

16 / 62 page

Altera Corporation

FLEX 8000 Programmable Logic Device Family Data Sheet

FastTrack Interconnect

In the FLEX 8000 architecture, connections between LEs and device I/O

pins are provided by the FastTrack Interconnect, a series of continuous

horizontal (row) and vertical (column) routing channels that traverse the

entire FLEX 8000 device. This device-wide routing structure provides

predictable performance even in complex designs. In contrast, the

segmented routing structure in FPGAs requires switch matrices to

connect a variable number of routing paths, which increases the delays

between logic resources and reduces performance.

The LABs within FLEX 8000 devices are arranged into a matrix of

columns and rows. Each row of LABs has a dedicated row interconnect

that routes signals both into and out of the LABs in the row. The row

interconnect can then drive I/O pins or feed other LABs in the device.

Figure 8 shows how an LE drives the row and column interconnect.

Figure 8. FLEX 8000 LAB Connections to Row & Column Interconnect

LE1

LE2

Row Channels

16 Column

Channels

Each LE drives up to

two column channels.

to Local

Feedback

to Local

Feedback

Each LE drives one

row channel.

(1)

Note:

(1)

See Table 4 for the number of row channels.

EPF8282AV Datasheet(PDF) 16 Page - Altera Corporation