WM8580AGEFTV datasheet(55/106 Pages) WOLFSON

55 / 106 page

Production Data

WM8580A

PD, Rev 4.9, November 2013



PLL User Mode (Selected if S/PDIF Receiver Disabled)

In user mode, the user has full control over the function and operation of both PLLA and PLLB. In this

mode, the user can accurately specify the PLL N and K multiplier values and the pre and post-scale

divider values and can hence fully control the generated clock frequencies.

Refer to Table 47 and Table 49 for details of the registers available for configuration in this mode.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

PLLA 1/

DEVID1

00h

8:0

PLLA_K[8:0]

100100001

Fractional (K) part of PLLA

frequency ratio II .

Value K is one 22-digit binary

number spread over registers R0,

R1 and R2 as shown.

PLLA 2/

DEVID2

01h

8:0

PLLA_K[17:9]

101111110

PLLA 3/

DEVREV

02h

3:0

PLLA_K[21:18]

1101

7:4

PLLA_N[3:0]

0111

Integer (N) part of PLLA frequency

ratio. I

Use values in the range 5 ≤ PLLA_N

≤ 13 as close as possible to 8

PLLB 1

04h

8:0

PLLB_K[8:0]

100100001

Fractional (K) part of PLLB

frequency ratio I.

Value K is one 22-digit binary

number spread over registers R4,

R5 and R6 as shown.

Note: PLLB_K must be set to

specific values when the S/PDIF

receiver is used. Refer to S/PDIF

Receive Mode Clocking section

for details.

PLLB 2

05h

8:0

PLLB_K[17:9]

101111110

PLLB 3

06h

3:0

PLLB_K[21:18]

1101

7:4

PLLB_N[3:0]

0111

Integer (N) part of PLLB frequency

rat atioII(R).

Use values in the range 5 ≤ PLLB_N

≤ 13 as close as possible to 8

Note: PLLB_N must be set to

specific values when the S/PDIF

receiver is used. Refer to S/PDIF

Receive Mode Clocking section

for details.

Table 47 User Mode PLL_K and PLL_N Multiplier Control

PARAMETER

PLL USER

MODE

PLL S/PDIF RECEIVER MODE

PRESCALE_A

Manual

Write PRESCALE_B Value

PRESCALE_B

Manual

Configure Specified PLLB Frequency

PLLA_N

Manual

Automatically Controlled

PLLA_K

Manual

Automatically Controlled

PLLB_N

Manual

Configure Specified PLLB Frequency

PLLB_K

Manual

Configure Specified PLLB Frequency

FREQMODE_A

Manual

Automatically Controlled

FREQMODE_B

Manual

Not Used

POSTSCALE_A

Manual

256fs/128fs PLLACLK Select

POSTSCALE_B

Manual

Not Used

Table 48 PLL Control Register Function in PLL User and PLL S/PDIF Receiver Modes

WM8580AGEFTV Datasheet(PDF) 55 Page - Wolfson Microelectronics plc

WM8580AGEFTV Datasheet(HTML) 55 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL