Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM0843 Datasheet(PDF) 18 Page - STMicroelectronics

Part # UM0843
Description  EVALSPEAr310 - evaluation board for the SPEAr310
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0843 Datasheet(HTML) 18 Page - STMicroelectronics

Back Button UM0843 Datasheet HTML 14Page - STMicroelectronics UM0843 Datasheet HTML 15Page - STMicroelectronics UM0843 Datasheet HTML 16Page - STMicroelectronics UM0843 Datasheet HTML 17Page - STMicroelectronics UM0843 Datasheet HTML 18Page - STMicroelectronics UM0843 Datasheet HTML 19Page - STMicroelectronics UM0843 Datasheet HTML 20Page - STMicroelectronics UM0843 Datasheet HTML 21Page - STMicroelectronics UM0843 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 48 page
background image
Block descriptions
UM0843
18/48
Doc ID16543 Rev 2
6.6
HDLC-E1/TDM
There is one HDLC-E1/TDM on the board, it features two modes: HDLC-E1 and HDLC-
TDM.
For HDLC-E1 mode, it uses E1 PHY(U6, DS21354) to communicate with other boards or
systems, the connectors are J4 (E1-Receiver), J2 (E1-Transmit) and J3 (RJ48 includes
TXD/RXD). The software has to read and write to the E1 PHY registers via the EMI bus to
initialize, configure and control the E1 PHY.
For HDLC-E1 mode to function properly, it is has to be driven by the external clocks (TCLK,
RCLK) and external sync (RSYNC,TSYNC). The clock frequency is 2.048 MHz, the sync
frequency is 8 kHz. The default setting is to use the on-board clocks and syncs that are
generated by the E1 PHY (U36).
For HDLC-TDM mode, no PHY is required and the 128 time slot TDM signals are
transmitted to and received from other boards or systems via the J5 connector. For HDLC-
TDM mode to function properly, it is has to be driven by the external clocks (TCLK, RCLK)
and external sync (RSYNC,TSYNC). The clock frequency is 8.192 MHz, the sync frequency
is 8 kHz.
There are two ways to deliver the clocks and syncs to the SPEAr. The default option is to
use the on-board clocks (8.192 MHz) and syncs (8 kHz) that are generated by the U38
CPLD, in this case, it act as TDM master. At the same time, it can also provide these source
clocks and syncs to other TDM slave boards or systems.
By default the on-board clocks and sync configuration of HDLC-TDM is selected as shown
in Table 13
Table 12.
HDLC-RS485-2 external clock jumper settings
Jumper
Description
Configuration
JP62
Supply on-board clocks or
external clocks to CPU for
HDLC-RS485-2 TCLK.
Setting: to use external clocks
(PIN-2)
JP63
Supply on-board clocks or
external clocks to CPU for
HDLC-RS485-2 RCLK.
Setting: to use external clocks
(PIN-2)
JP64
Signal Ground
TCLK
RCLK
GND
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com