Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM0843 Datasheet(PDF) 19 Page - STMicroelectronics

Part # UM0843
Description  EVALSPEAr310 - evaluation board for the SPEAr310
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0843 Datasheet(HTML) 19 Page - STMicroelectronics

Back Button UM0843 Datasheet HTML 15Page - STMicroelectronics UM0843 Datasheet HTML 16Page - STMicroelectronics UM0843 Datasheet HTML 17Page - STMicroelectronics UM0843 Datasheet HTML 18Page - STMicroelectronics UM0843 Datasheet HTML 19Page - STMicroelectronics UM0843 Datasheet HTML 20Page - STMicroelectronics UM0843 Datasheet HTML 21Page - STMicroelectronics UM0843 Datasheet HTML 22Page - STMicroelectronics UM0843 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 48 page
background image
UM0843
Block descriptions
Doc ID16543 Rev 2
19/48
The other option is to use the external clock and sync signals, in this case, it act as TDM
slave, it is necessary to remove connection between JP5 with JP6, and then plug the related
external clock and sync signals cables to connectors: JP5.
By default the external clocks and syncs jumpers configuration of HDLC-TDM slave is
selected as shown in Table 14
Table 13.
HDLC-TDM master on-board clock settings
Jumper
Description
Configuration
JP6
Supply on-board clocks and syncs
Default: output TDM_RSYNC(JP6-6),
TDM_RCLK(JP6-8), TDM_TSYNC(JP6-10) and
TDM_TCLK(JP6-12)
TDM_RCLK,TDM_TCLK: 8.192MHz
TDM_RSYNC, TDM_TSYNC: 8 kHz
JP5-13 and JP6-13 are ground.
JP5
Receive clocks and syncs to SPEAr for HDLC-
TDM.
Default: input TDM_RSYNC(JP5-6),
TDM_RCLK(JP5-8), TDM_TSYNC(JP5-10) and
TDM_TCLK(JP5-12,)
Red wire: connect JP6 to JP5
Blue wire: output clocks and syncs to others slave
boards
JP5-2
Input HDLC-TDM RXD to SPEAr, it needs to be
connected to the TXD signal of other HDLC-TDM
slave boards.
JP5-4
Output HDLC-TDM TXD from SPEAr to RXD signal
of other HDLC-TDM slave boards.
Table 14.
HDLC-TDM slave external clock and sync settings
Jumper
Description
Configuration
JP5
Receive clocks and syncs to CPU for HDLC-TDM from
external boards.
Default: input TDM_RSYNC(JP6-6), TDM_RCLK(JP6-8),
TDM_TSYNC(JP6-10) and TDM_TCLK(JP6-12)
TDM_RCLK,TDM_TCLK: 8.192MHz
TDM_RSYNC, TDM_TSYNC: 8KHz
JP5-13 is ground.
Red wire: input clocks and syncs from other HDLC_TDM
slave boards
JP5-2
Input HDLC-TDM RXD to CPU, it needs to be connected to
TXD signal of other HDLC-TDM slave boards.
JP5-4
Output HDLC-TDM TXD from CPU to RXD signal of other
HDLC-TDM slave boards.
JP5
JP6
12
1 2
JP5
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com