| Electronic Components Datasheet Search |
|
UPD72001C Datasheet(PDF) 23 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD72001C Datasheet(HTML) 23 Page - NEC |
|
23 / 40 page ![]() µPD72001-11, 72001-A8 23 Interrupt control: Parameter Symbol Condition Rated Value Unit MIN. MAX. INTAK low-pulse width tWIAL 150 ns INTAK high-pulse width tWIAH 150 ns PRI → PRO delay time tDPIPO 50 ns INT ↓ → PRO ↑ delay time tDIQPO –20 +50 ns 2nd INTAK ↓ → INT ↑ delay time tDIAIQ INT output level = 0.8 VNote 120 ns INT output level = 1.8 VNote 300 ns SR2B read RD ↓ → INT ↑ delay time tDRDIQ INT output level TA = –10 to +70 °C 170 ns = 0.8 VNote TA = –40 to +85 °C 180 ns INT output level = 1.8 VNote 350 ns PRI setup time (vs. INTAK ↓)tSPIIA1 When vector output is enabled 0 ns PRI hold time (vs. INTAK ↑)tHIAPI1 20 ns PRI setup time (vs. INTAK ↓)tSPIIA2 When vector output 20 ns PRI hold time (vs. INTAK ↑)tHIAPI2 is disabled TA = –10 to +70 °C20 ns TA = –40 to +85 °C25 ns INTAK → data output delay time tDIAD 120 ns INTAK → data float delay time tFIAD 10 130 ns Note Measured value with 2-k Ω pull-up resistor and 100-pF load capacitance connected Modem control: Parameter Symbol Condition Rated Value Unit MIN. MAX. CTS, DCD, SYNC High tWMH 2tCYK pulse width Low tWML 2tCYK CTS, DCD, SYNC → INT delay time tDMIQ 2tCYK STRXC, TRXC ↑ → SYNC setup time tSSYRC COP external synchronization 0 2 tCYK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |