Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD72001C Datasheet(PDF) 7 Page - NEC

Part # UPD72001C
Description  MULTI-PROTOCOL SERIAL CONTROLLERS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD72001C Datasheet(HTML) 7 Page - NEC

Back Button UPD72001C Datasheet HTML 3Page - NEC UPD72001C Datasheet HTML 4Page - NEC UPD72001C Datasheet HTML 5Page - NEC UPD72001C Datasheet HTML 6Page - NEC UPD72001C Datasheet HTML 7Page - NEC UPD72001C Datasheet HTML 8Page - NEC UPD72001C Datasheet HTML 9Page - NEC UPD72001C Datasheet HTML 10Page - NEC UPD72001C Datasheet HTML 11Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
µPD72001-11, 72001-A8
7
1. PIN FUNCTIONS
The functions of the MPSC can be broadly classified into “system interface functions” that control interfacing with
the host system, and “transmission/reception functions” to transmit or receive data. This section explains the functions
of the pins of the MPSC by classifying the pins into those related to system interfacing and those related to transmission
and reception.
Hereafter, “H” (voltage level satisfying VIH in the case of an input pin, or voltage level satisfying VOH in the case
of an output pin) and “L” (voltage level satisfying VIL in the case of an input pin, or voltage level satisfying VOL in the
case of an output pin) are used to indicate the input/output status of a pin.
1.1 Pins Related to System Interface
(1) VDD
Supply voltage pin
(2) GND
GND pin
(3) RESET ... Input
This pin inputs a signal from an external device to reset the MPSC. When “L” is input to this pin for the duration
of 2 clock cycles (2tCYK) or longer, the MPSC is reset (this is called system reset).
As a result of system reset, the transmitter, receiver, and interrupt/DMA functions of the MPSC are disabled, and
the TXD pin and general-purpose output pins go high. In this case, because all bits of the control register (CR)
are also reset, CR must be set again if a system reset has been executed.
Table 1-1 shows the status of each pin at system reset, in comparison with the pin status at channel reset (CR0:
D5, D4, D3 = “0, 1, 1”).
The MPSC automatically enters the standby mode at system reset, lowering the power consumption from that
in the normal operation mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com