L8708H datasheet(33/66 Pages) ZILOG

33 / 66 page

Z86L88/81/86/87/89/73

IR/Low-Voltage Microcontroller

DS96LV00800

P R E L I M I N A R Y

CTR1 Register Description

Mode. If it is 0, the Counter/Timers are in the transmit

mode, otherwise they are in the demodulation mode.

P36_Out/Demodulator_Input. In Transmit Mode, this bit

defines whether P36 is used as a normal output pin or the

combined output of T8 and T16.

In Demodulation Mode, this bit defines whether the input

signal to the Counter/Timers is from P20 or P31.

T8/T16_Logic/Edge _Detect. In Transmit Mode, this field

defines how the outputs of T8 and T16 are combined

(AND, OR, NOR, NAND).

In Demodulation Mode, this field defines which edge

should be detected by the edge detector.

Transmit_Submode/Glitch Filter. In Transmit Mode, this

field defines whether T8 and T16 are in the "Ping-Pong"

mode or in independent normal operation mode. Setting

this field to "Normal Operation Mode" terminates the "Ping-

Pong Mode" operation. When set to 10, T16 is immediate-

ly forced to a 0; a setting of 11 will force T16 to output a 1.

In Demodulation Mode, this field defines the width of the

glitch that should be filtered out.

Initial_T8_Out/Rising_Edge. In Transmit Mode, if 0, the

output of T8 is set to 0 when it starts to count. If 1, the out-

put of T8 is set to 1 when it starts to count. When The

counter is not enabled and this bit is set to 1 or 0, T8_OUT

will be set to the opposite state of this bit. This insures that

when the clock is enabled a transition occurs to the initial

state set by CTR1, D1.

In Demodulation Mode, this bit is set to 1 when a rising

edge is detected in the input signal. In order to reset it, a 1

should be written to this location.

Initial_T16 Out/Falling _Edge. In Transmit Mode, if it is 0,

the output of T16 is set to 0 when it starts to count. If it is

1, the output of T16 is set to 1 when it starts to count. This

bit is effective only in Normal or Ping-Pong Mode (CTR1,

D3, D2). When the counter is not enabled and this bit is

set, T16_OUT will be set to the opposite state of this bit.

This insures that when the clock is enabled a transition oc-

curs to the initial state set by CTR1, D0.

In Demodulation Mode, this bit is set to 1 when a falling

edge is detected in the input signal. In order to reset it, a 1

should be written to this location.

Note: Modifying CTR1, (D1 or D0) while the counters are

enabled will cause un-predictable output from T8/16_OUT.

L8708H Datasheet(PDF) 33 Page - Zilog, Inc.

L8708H Datasheet(HTML) 33 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL