Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L8708H Datasheet(PDF) 53 Page - Zilog, Inc.

Part # L8708H
Description  IR/Low-Voltage Microcontroller
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

L8708H Datasheet(HTML) 53 Page - Zilog, Inc.

Back Button L8708H Datasheet HTML 49Page - Zilog, Inc. L8708H Datasheet HTML 50Page - Zilog, Inc. L8708H Datasheet HTML 51Page - Zilog, Inc. L8708H Datasheet HTML 52Page - Zilog, Inc. L8708H Datasheet HTML 53Page - Zilog, Inc. L8708H Datasheet HTML 54Page - Zilog, Inc. L8708H Datasheet HTML 55Page - Zilog, Inc. L8708H Datasheet HTML 56Page - Zilog, Inc. L8708H Datasheet HTML 57Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 66 page
background image
Z86L88/81/86/87/89/73
IR/Low-Voltage Microcontroller
DS96LV00800
P R E L I M I N A R Y
53
1
WDT Time Select (D0, D1). Selects the WDT time period.
It is configured as shown in Table 8.
WDTMR During HALT (D2). This bit determines whether
or not the WDT is active during HALT mode. A 1 indicates
active during HALT. The default is 1.
WDTMR During STOP (D3). This bit determines whether
or not the WDT is active during STOP mode. Since the
XTAL clock is stopped during STOP mode, the on-board
RC has to be selected as the clock source to the
WDT/POR counter. A 1 indicates active during STOP. The
default is 1.
Clock Source for WDT (D4). This bit determines which
oscillator source is used to clock the internal POR and
WDT counter chain. If the bit is a 1, the internal RC oscil-
lator is bypassed and the POR and WDT clock source is
driven from the external pin, XTAL1. The default configu-
ration of this bit is 0, which selects the RC oscillator.
Table 8. WDT Time Select
D1
D0
Time-Out of
Internal RC OSC
Time-Out of
XTAL Clock
0
0
5 ms min
256 TpC
0
1
10 ms min
512 TpC
1
0
20 ms min
1024 TpC
1
1
80 ms min
4096 TpC
Notes:
TpC = XTAL clock cycle.
The default on reset is 10 ms.
Figure 44. Resets and WDT
CLK
18 Clock RESET
Generator
RESET
* /CLR 2
WDT TAP SELECT
INTERNAL
RC
OSC.
CLK
*CLR1
POR
WDT1
23
4
Low Operating
Voltage Det.
Internal
RESET
Active
High
CK Source
Select
(WDTMR)
XTAL
VDD
VBO/VLV
2V REF.
From Stop
Mode
Recovery
Source
WDT
Stop Delay
Select (SMR)
12 ns Glitch Filter
+
-
5 Clock
Filter
WDT/POR Counter Chain
M
U
X
/RESET
* /CLR1 and /CLR2 enable the WDT/POR and
18 Clock Reset timers upon a Low to High input translation.
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com