| Electronic Components Datasheet Search |
|
DP8420V Datasheet(PDF) 45 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP8420V Datasheet(HTML) 45 Page - National Semiconductor (TI) |
|
45 / 60 page ![]() 130 AC Timing Parameters (Continued) Unless otherwise stated VCC e 50V g10% 0 C k TA k 70 C the output load capacitance is typical for 4 banks of 18 DRAMs per bank including trace capacitance (Note 2) Two different loads are specified CL e 50 pF loads on all outputs except CL e 150 pF loads on Q0–8 9 10 and WE or CH e 50 pF loads on all outputs except CH e 125 pF loads on RAS0–3 and CAS0–3 and CH e 380 pF loads on Q0–8 9 10 and WE Common Parameter DP8420V21V22V and DP84T22V Number Symbol Description CL CH Min Max Min Max 21 tPEDL ECAS Asserted to DTACK Asserted during a Burst Access 29 29 (Programmed as DTACK0) 22 tPEDH ECAS Negated to DTACK 30 30 Negated during a Burst Access 23 tSWCK WAITIN Asserted Setup to CLK 5 5 24 tPWINWEH WIN Asserted to WE Asserted 18 28 25 tPWINWEL WIN Negated to WE Negated 18 28 26 tPAQ Row Column Address Valid to 20 29 Q0 – 8 9 10 Valid 27 tPCINCQ COLINC Asserted to Q0 – 8 9 10 24 33 Incremented 28 tSCINEN COLINC Asserted Setup to ECAS 14 16 Asserted to Ensure tASC e 0ns 29a tSARQCK1 AREQ AREQB Negated Setup to CLK 25 25 High with 1 Period of Precharge 29b tSARQCK2 AREQ AREQB Negated Setup to CLK High 11 11 with l1 Period of Precharge Programmed 30 tPAREQDH AREQ Negated to DTACK Negated 20 20 31 tPCKCAS CLK High to CAS Asserted 21 28 when Delayed by WIN 32 tSCADEN Column Address Setup to ECAS 10 11 Asserted to Guarantee tASC e 0 33 tWCINC COLINC Pulse Width 10 10 34a tPCKCL0 CLK High to CAS Asserted following 65 73 Precharge (tRAH e 15 ns tASC e 0 ns) 34b tPCKCL1 CLK High to CAS Asserted following 75 83 Precharge (tRAH e 15 ns tASC e 10 ns) 34c tPCKCL2 CLK High to CAS Asserted following 75 83 Precharge (tRAH e 25 ns tASC e 0 ns) 34d tPCKCL3 CLK High to CAS Asserted following 85 93 Precharge (tRAH e 25 ns tASC e 10 ns) 35 tCAH Column Address Hold Time 25 25 (Interleave Mode Only) 36 tPCQR CAS Asserted to Row Address 70 70 Valid (Interleave Mode Only) 45 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |