LM4937

SNAS369J – OCTOBER 2006 – REVISED MAY 2013

www.ti.com

PLL N DIVIDER CONFIGURATION REGISTER

This register is used to control PLL N divider.

Bits

Register

Description

7:0

PLL_N

Programs the PLL feedback divider:

PLL_N

Divide Ratio

0

Divider Off

1

→ 10

10

11

11

12

12

...

...

248

248

249

249

(1)

NOTES:

The N divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details. The N

divider should never be set so that (Fin/M) * N > 55MHz (or 80MHz if FAST_VCO is set in the PLL_N_MOD register).

The non-sigma-delta division of the N divider is derived from the PLL_N as such:

N = PLL_N

PLL P DIVIDER CONFIGURATION REGISTER

This register is used to control the PLL's P divider.

Bits

Register

Description

3:0

PLL_P

Programs the PLL input divider to select:

0

Divider Off

1

1

2

1.5

3

2

...

–> 2.5

13

7

14

7.5

15

8

(1)

NOTES:

The output of this divider should be either 12 or 24MHz in USB mode or 11.2896MHz, 12.288MHz or 24.576MHz in non-USB modes.

The division of the P divider is derived from PLL_P as such:

P = (PLL_P+1) / 2

16

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated

Product Folder Links: LM4937