 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CS5376A Datasheet(PDF) 40 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5376A Datasheet(HTML) 40 Page - Cirrus Logic |
|
|
40 / 107 page  CS5376A 40 10.4 Modulator Data Inputs The MDATA input expects 1-bit ∆Σ data at a 512 kHz or 256 kHz rate. The input rate is selected by a bit in the CONFIG register (0x00). By default, MDATA is expected at 512 kHz. The MDATA input one’s density is designed for full scale positive at 86% and full scale negative at 14%, with absolute maximum over-range capabili- ty to 93% and 7%. These raw ∆Σ inputs are deci- mated and filtered by the digital filter to create 24- bit samples at the output rate. 10.5 Modulator Flag Inputs A high MFLAG input signal indicates the corre- sponding ∆Σ modulator has become unstable due to an analog over-range input signal. Once the over-range signal is reduced, the modulator recov- ers stability and the MFLAG signal is cleared. The MFLAG inputs are mapped to status bits in the SD port, and are associated with each sample when written. See “Serial Data Port” on page 61 for more information on the MFLAG error bits in the SD port status byte. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
