Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TAS5036IPFCR Datasheet(PDF) 15 Page - Texas Instruments

Part # TAS5036IPFCR
Description  SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5036IPFCR Datasheet(HTML) 15 Page - Texas Instruments

Back Button TAS5036IPFCR Datasheet HTML 11Page - Texas Instruments TAS5036IPFCR Datasheet HTML 12Page - Texas Instruments TAS5036IPFCR Datasheet HTML 13Page - Texas Instruments TAS5036IPFCR Datasheet HTML 14Page - Texas Instruments TAS5036IPFCR Datasheet HTML 15Page - Texas Instruments TAS5036IPFCR Datasheet HTML 16Page - Texas Instruments TAS5036IPFCR Datasheet HTML 17Page - Texas Instruments TAS5036IPFCR Datasheet HTML 18Page - Texas Instruments TAS5036IPFCR Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 49 page
background image
Architecture Overview
10
SLES044B—November 2002
TAS5036
2.1.5 PLL Filter
A low jitter PLL produces the internal timing of the TAS5036 (when in master mode), the master clock, SCLK,
and LRCLK. Connections for the PLL external loop filter are provided through PLL_FLT_OUT and
PLL_FLT_RET as shown in Figure 2–2.
PLL_FLT_OUT
TAS5036
PLL_FLT_RET
220
Ω
47 nF
4.7 nF
Figure 2–2. External PLL Loop Filter
2.1.6 DCLK
DCLK is the internal high frequency clock that is produced by the PLL circuitry from MCLK. The TAS5036A
uses the DCLK to control all internal operations. DCLK is 8 times the speed of MCLK in normal speed mode,
4 times MCLK in double speed, and 2 times MCLK in quad speed. With respect to the I2C addressable
registers, DCLK clock cycles are used to specify Interchannel delay and to detect when the MCLK is frequency
is drifting. Table 2–4 DCLK shows the relationship between Sample Rate, MCLK and DCLK.
Table 2–4. DCLK
FS
(kHz)
MCLK
(MHz)
DCLK
(MHz)
DCK Period
(ns)
32
8.1920
65.5360
15.3
44.1
11.2896
90.3168
11.1
48
12.2880
98.3040
10.2
88
22.5280
90.1120
11.1
96
24.5760
98.3040
10.2
192
49.1520
98.3040
10.2
2.1.7 Serial Data Interface
The TAS5036 operates as a slave only/receive only serial data interface in all modes. The TAS5036 has three
PCM serial data interfaces to accept six channels of digital data though the SDIN1, SDIN2, SDIN3 inputs. The
serial audio data is in MSB first; 2s complement format.
The serial data interfaces of the TAS5036 can be configured in right justified, I2S, left-justified, or DSP modes.
This interface supports 32-kHz, 44.1-kHz, 48-kHz, 88-kHz, 96-kHz, 176.4-kHz, and 192-kHz data sample
rates. The serial data interface format is specified using the data interface control register. The supported word
lengths are shown in Table 2–5.
During normal operating conditions if the serial data interface settings change state, an error recovery
sequence is initiated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com