Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TAS5036IPFCR Datasheet(PDF) 23 Page - Texas Instruments

Part # TAS5036IPFCR
Description  SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5036IPFCR Datasheet(HTML) 23 Page - Texas Instruments

Back Button TAS5036IPFCR Datasheet HTML 19Page - Texas Instruments TAS5036IPFCR Datasheet HTML 20Page - Texas Instruments TAS5036IPFCR Datasheet HTML 21Page - Texas Instruments TAS5036IPFCR Datasheet HTML 22Page - Texas Instruments TAS5036IPFCR Datasheet HTML 23Page - Texas Instruments TAS5036IPFCR Datasheet HTML 24Page - Texas Instruments TAS5036IPFCR Datasheet HTML 25Page - Texas Instruments TAS5036IPFCR Datasheet HTML 26Page - Texas Instruments TAS5036IPFCR Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 49 page
background image
Architecture Overview
18
SLES044B—November 2002
TAS5036
While a volume update is being performed, the system status register indicates that the update is in progress.
During the update, all subsequent volume control setting requests that are sent to the TAS5036 are received
and stored as a single next value for a subsequent update. If more than one volume setting request is sent,
only the last is retained.
Table 2–9. Volume Register
VOLUME REGISTER
D 7
D 6
D 5
D 4
D 3
D 2
D 1
D 0
Vol
Bit 7
Vol
Bit 6
Vol
Bit 5
Vol
Bit 4
Vol
Bit 3
Vol
Bit 2
Vol
Bit 1
Vol
Bit 0
2.3.2 Mute
The application of mute ramps the volume from any setting to noiseless hard mute state. There are two
methods in which the TAS5036 can be placed into mute. The TAS5036 is placed in the noiseless mute when
the MUTE terminal is asserted low for a minimum of 3 MCLK_IN cycles. Alternatively, the mute mode can be
initiated by setting the mute bit in the system control register through the serial control interface. The TAS5036
is held in mute state as long as the terminal is low or I2C mute setting is active. This command uses quiet entry
and exit sequences to and from the hard mute state.
If an error recovery (described in the PWM section) occurs after a mute request has been received, the device
returns from error recovery with the channel volume set as specified by the mute command.
2.3.3 Auto Mute
Auto mute is an automatic sequence that can be enabled or disabled via the serial control interface. The
default for this control is enabled. When enabled, the PWM auto mutes an individual channel when a channel
receives from 5 ms to 50 ms of consecutive zeros. This time interval can be selectable using the auto mute
delay register. The default interval is 5 ms at 48 kHz. This duration is independent of the sample rate. The auto
mute state is exited when two consecutive samples of nonzero data are received.
This mode uses the valid low to provide a low-noise floor while maintaining a short startup time. Noise free
entry and exit is achieved by using the PWM quiet start and stop sequences.
2.3.4 Individual Channel Mute
Individual channel mute is invoked through the serial interface. Individual channel mute permits each channel
of the TAS5036 to be individually muted and unmuted. The operation that is performed is identical to the mute
operation; however, it is performed on a per channel basis. A TAS5036 channel is held in the mute state as
long as the serial interface mute setting for that channel is set.
2.3.5 De-Emphasis Filter
For audio sources that have been pre-emphasized, a precision 50-
µs/15-µs de-emphasis filter is provided to
support the sampling rates of 32 kHz, 44.1 kHz, and 48 kHz. See Figure 2–11 for a graph showing the
de-emphasis filtering characteristics. De-emphasis is set using two bits in the system control register.
Table 2–10. De-Emphasis Filter Characteristics
DEM_SEL2 (MSB)
DEM_SEL1
DESCRIPTION
0
0
De-emphasis disabled
0
1
De-emphasis enabled for Fs = 48 kHz
1
0
De-emphasis enabled for Fs = 44 kHz
1
1
De-emphasis enabled for Fs = 32 kHz
Following the change of state of the de-emphasis bits, the PWM outputs go into the soft mute state. After 128
LRCLK periods for initialization, the PWM outputs are driven to the normal (unmuted) mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com