COM20022ITQFP datasheet(46/83 Pages) SMSC

46 / 83 page

10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM

Datasheet

Rev. 08-18-03

Page 46

SMSC COM20022I

DATASHEET

BIT

BIT NAME

SYMBOL

DESCRIPTION

1,0

Reconfiguration Timer

1, 0

RCNTM1,0

These bits are used to program the reconfiguration timer as a

function of maximum node count. These bits set the time out period

of the reconfiguration timer as shown below. The time out periods

shown are for 10 Mbps.

RCNTM1

RCNTM0

Time Out Period

Max Node Count

210 mS

Up to 255 nodes

52.5 mS

Up to 64 nodes

26.25 mS

Up to 32 nodes

13.125 mS*

Up to 16 nodes

Note*:

The node ID value 255 must exist in the network for 13.125

mS timeout to be valid.

Table 6.12 - Bus Control Register

BIT

BIT NAME

SYMBOL

DESCRIPTION

16 Bit Access

W16

This bit is used to Disable/Enable the 16 bit access. It influences

both CPU cycle and DMA cycle. W16= 0: Disable (Default); W16=

1: Enable

Reserved

This bit is undefined.

Internal Terminal

Counter Enable;

Re-Trigger mode

ITCEN/

RTRG

The function of this bit is mode dependent. ITCEN is for Non-Burst

or Burst mode. RTRG is for the two Programmable-Burst modes.

ITCEN = 0: Terminate the DMA only by External TC. ITCEN = 1:

Terminate the DMA by Internal or External TC.

RTRG = 0: External Re-Trigger mode; Negated DREQ pin is Re-

asserted by falling edge of nREFEX pin. RTRG = 1: Internal Re-

Trigger mode; Negated DREQ pin is Re-asserted by timeout of

internal gate timer (350ns/750ns).

Terminal Count

Bit 8

Refresh Synchronous

Gate Time

TC8/

RSYN/

GTTM

The function of this bit is mode dependent. TC8 is for Non-burst or

burst mode. RSYN and GTTM are for the two Programmable-Burst

modes. RSYN is for External Re-Trigger mode. GTTM is for internal

Re-Trigger mode.

Non-burst or burst mode:

TC8: Bit 8 (MSB) of 9 bit Terminal Count setting register. The other

8 bits are in the DMA Count register. Terminal Count setting register

is ignored when ITCEN = 0.

Programmable-Burst and External Re-Trigger mode:

RSYN = 0: DMA is started Immediately.

RSYN = 1: DMA is started after Refresh execution.

Programmable-Burst and Internal Re-Trigger mode:

GTTM = 0: Gate Time is 350nS (min)

GTTM = 1: Gate Time is 750nS (min)

3,2

DMA Transfer Mode

DMAMD1,D

MAMD0

These bits select the data transfer mode of the DMA. These transfer

modes influence the timing of asserting/negating the DREQ pin.

DMAMD1

DMAMD0

Transfer Mode

Non-Burst (Default)

Burst

Programmable-Burst by Timer

Programmable-Burst by Cycle Counter

TC Polarity

TCPOL

This bit sets the Active polarity of TC pin.

TCPOL = 0: Active High (Default), TCPOL = 1 Active Low

DREQ Polarity

DRQPOL

This bit sets the Active polarity of DREQ pin.

DRQPOL = 0: Active High (Default), DRQPOL = 1 Active Low

COM20022ITQFP Datasheet(PDF) 46 Page - SMSC Corporation

COM20022ITQFP Datasheet(HTML) 46 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL