| Electronic Components Datasheet Search |
|
HMC701LP6CE Datasheet(PDF) 27 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
HMC701LP6CE Datasheet(HTML) 27 Page - Analog Devices |
|
27 / 40 page ![]() For price, delivery and to place orders: Hittite Microwave Corporation, 20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com Application Support: Phone: 978-250-3343 or apps@hittite.com 27 HMC701LP6CE v09.1112 8 GHz 16-BIT FRACTIONAL-N PLL a typical WritE cycle is shown in Figure 19. a. the Master (host) both asserts SEn (Serial Port Enable) and clears SDi to indicate a WritE cycle, followed by a rising edge of ScLK. b. the slave (synthesizer) reads SDi on the 1st rising edge of ScLK after SEn. SDi low initiates the WritE cycle (/Wr) c. Host places the six address bits on the next six falling edges of ScLK, MSB first. d. Slave registers the address bits in the next six rising edges of ScLK (2-7). e. Host places the 24 data bits on the next 24 falling edges of ScK, MSB first . f. Slave registers the data bits on the next 24 rising edges of ScK (8-31). g. SEn is de-asserted on or after the 32nd falling edge of ScLK. h. the 32nd rising edge of ScLK completes the cycle Figure 19. Serial Port Timing Diagram - WRITE Main Serial Port READ Operation aVDD = DVDD = 3V ±10%, aGnD = DGnD = 0V Table 5. Timing Characteristics Parameter Conditions Min. Typ. Max Units t1 SEn to ScLK setup time 8 nsec t2 SDi to ScLK setup time 10 nsec t3 ScLK to SDi hold time 10 nsec t4 ScLK high duration 8 nsec t5 ScLK low duration 8 nsec t6 SEn High duration 640 nsec t7 SEn Low duration 20 nsec t8 ScLK to SDo delay 8ns+0.2ns/pF nsec t9 recovery time 10 nsec the synthesizer uses the multi-purpose pin, LD_SDO, for both Lock Detect and Serial Data out (SDo) functions. the registers lkd_to_sdo_automux_en (Reg1A<12>) and lkd_to_sdo_always (Reg1A<13> table 36) determine how the Data output pin is muxed with the Lock Detect function. if both of the registers are cleared, then the pin is exclusively SDo. if automux is enabled, the pin switches to SDo when the rD function is sensed on the 1st rising edge of ScLK. if lkd_to_sdo_always is set, then the pin LD_SDO is dedicated for Lock Detect only, and it is not possible to read from the synthesizer. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |