AD9528 datasheet(13/68 Pages) AD

13 / 68 page

AD9528

Data Sheet

Rev. C | Page 12 of 67

CLOCK OUTPUT ADDITIVE TIME JITTER (BUFFER MODE)

Table 14.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT ADDITIVE RMS TIME JITTER

Application examples are based on typical performance (see

Table 2) using an external 122.88 MHz source driving VCXO

inputs (distribution section only, does not include PLL and

VCO)

Buffer Mode

HSTL Output

Integrated BW = 200 kHz to 5 MHz

OUT = 122.88 MHz

Integrated BW = 200 kHz to 10 MHz

112

Integrated BW = 12 kHz to 20 MHz

145

Integrated BW = 10 kHz to 40 MHz

146

Integrated BW = 1 kHz to 40 MHz

132

Integrated BW = 1 MHz to 40 MHz

LVDS Output

Integrated BW = 200 kHz to 5 MHz

OUT = 122.88 MHz

101

Integrated BW = 200 kHz to 10 MHz

140

Integrated BW = 12 kHz to 20 MHz

187

Integrated BW = 10 kHz to 40 MHz

189

Integrated BW = 1 kHz to 40 MHz

176

Integrated BW = 1 MHz to 40 MHz

LOGIC INPUT PINS—RESET, REF_SEL, AND SYSREF_REQ

Table 15.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

VOLTAGE

Input High

1.3

Input Low

0.6

INPUT LOW CURRENT

µA

CAPACITANCE

RESET TIMING

Pulse Width Low

1.0

Inactive to Start of Register

Programming

2.5

STATUS OUTPUT PINS—STATUS0 AND STATUS1

Table 16.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT VOLTAGE

High

Low

0.02

AD9528 Datasheet(PDF) 13 Page - Analog Devices

AD9528 Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL