TMS320VC5501 datasheet(64/193 Pages) TI

64 / 193 page

Functional Overview

December 2002 − Revised November 2004

SPRS206H

3.9.3 EMIF Input Clock Selection

The EMIF may be clocked from an external asynchronous clock source through the ECLKIN pin if a specific

EMIF frequency is needed. The source for the EMIF clock can be specified through the EMIFCLKS pin. If

EMIFCLKS is low, then the EMIF will be clocked via the same internal clock that feeds the data bridge module

and performance will be optimal. If EMIFCLKS is high, then an external asynchronous clock, which can be

taken up to 100 MHz, will clock the EMIF. The data throughput performance may be degraded due to

synchronization issues when an external clock source is used for the EMIF.

3.9.4 Changing the Clock Group Frequencies

DSP software can be used to change the clock frequency of each clock group by setting adequate values in

the PLL control registers. Figure 3−14 shows which PLL control registers affect the different portions of the

clock generator. The following sections describe the procedures for changing the frequencies of each clock

group.

Point A

Divider

Point B

PLL Core

Multiplier M1

Divider

OD1

PLLM

PLLDIV0

PLLDIV2

PLLDIV1

CK3SEL

WKEN

OSCDIV1

PLLDIV3

PLLCSR

PLLEN

Point C

Oscillator Power-Down Control

SYSCLK1

SYSCLK2

SYSCLK3

CLKOUT3

OSCOUT

X2/CLKIN

CLKMD0

Figure 3−14. Clock Generator Registers

TMS320VC5501 Datasheet(PDF) 64 Page - Texas Instruments

TMS320VC5501 Datasheet(HTML) 64 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL