| Electronic Components Datasheet Search |
|
TMS320VC5501 Datasheet(PDF) 94 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5501 Datasheet(HTML) 94 Page - Texas Instruments |
|
94 / 193 page ![]() Functional Overview 94 December 2002 − Revised November 2004 SPRS206H 3.11.2 Parallel Port General-Purpose I/O (PGPIO) Four address pins (A[21:18]), 16 data pins (D[31:16]), 16 control signals (C[15:0]), 8 host data pins (HD[7:0]), and 2 HPI control pins (HC0, HC1) can be individually enabled as PGPIO when the Parallel/Host Port Mux Mode bit field of the External Bus Selection Register (XBSR) is cleared for PGPIO mode (see Table 3−35). These pins are controlled by three sets of registers: the PGPIO enable registers, the PGPIO direction registers, and the PGPIO data registers. • The PGPIO enable registers PGPIOEN0−PGPIOEN2 (see Figure 3−34, Figure 3−37, and Figure 3−40) determine if the pin serves as PGPIO or if it is placed in high-impedance state. • The PGPIO direction registers PGPIODIR0−PGPIODIR2 (see Figure 3−35, Figure 3−38, and Figure 3−41) determine if the pin is an input or output. • The PGPIO data registers PGPIODAT0−PGPIODAT2 (see Figure 3−36, Figure 3−39, and Figure 3−42) store the value read or written externally. NOTE: The enable registers PGPIOENn cannot override the External Bus Selection Register (XBSR) setting. Table 3−35. TMS320VC5501 PGPIO Cross-Reference PIN PARALLEL/HOST PORT MUX MODE = 0 (PGPIO) PARALLEL/HOST PORT MUX MODE = 1 (FULL EMIF) EMIF Address Bus A[21:18] PGPIO[3:0] EMIF.A[21:18] EMIF Data Bus D[31:16] PGPIO[19:4] EMIF.D[31:16] EMIF Control Bus C0 PGPIO20 EMIF.ARE/SADS/SDCAS/SRE C1 PGPIO21 EMIF.AOE/SOE/SDRAS C2 PGPIO22 EMIF.AWE/SWE/SDWE C3 PGPIO23 EMIF.ARDY C4 PGPIO24 EMIF.CE0 C5 PGPIO25 EMIF.CE1 C6 PGPIO26 EMIF.CE2 C7 PGPIO27 EMIF.CE3 C8 PGPIO28 EMIF.BE0 C9 PGPIO29 EMIF.BE1 C10 PGPIO30 EMIF.BE2 C11 PGPIO31 EMIF.BE3 C12 PGPIO32 EMIF.SDCKE C13 PGPIO33 EMIF.SOE3 C14 PGPIO34 EMIF.HOLD C15 PGPIO35 EMIF.HOLDA HPI Data Bus HD[7:0] PGPIO[43:36] HPI.HD[7:0] HPI Control Bus HC0 PGPIO44 HPI.HAS HC1 PGPIO45 HPI.HBIL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |