HC705J2 datasheet(75/78 Pages) MOTOROLA

75 / 78 page

MOTOROLA

ELECTRICAL

SPECIFICATIONS

MC68HC705J2

10-8

10.6

Control Timing (VDD = 5.0 Vdc)

Table 10-5. Control Timing (VDD = 5.0 Vdc)

(VDD = 5.0 Vdc

± 10%, VSS = 0 Vdc; TA = TL to TH)

Characteristic

Symbol

Min

M a x

Unit

Oscillator Frequency

Crystal Option

External Clock Option

fosc

—

4.2

MHz

Internal Operating Frequency

Crystal (fosc ÷ 2)

External Clock (fosc ÷ 2)

fop

—

2.1

MHz

Cycle Time

tcyc

480

—

RESET Pulse Width

tRL

1.5

—

tcyc

Timer Resolution (NOTE 1)

tRESL

4.0

—

tcyc

Interrupt Pulse Width Low (Edge-Triggered)

tILIH

125

—

Interrupt Pulse Period

tILIL

(NOTE 2)

—

tcyc

OSC1 Pulse Width

tOH, tOL

—

Programming Time per Byte

tEPGM

4—

NOTES:

1. The 2-bit timer prescaler is the limiting factor in determining timer resolution.

2. The minimum period tILIL should not be less than the number of cycle times it takes to execute

the interrupt service routine plus 19 tcyc.

IRQ

IRQ (PIN

IRQ (MCU

ILIH

ILIL

ILIH

NORMALLY

USED WITH

WIRED–OR

CONNECTIO

Edge and Level-Sensitive Trigger — If IRQ remains low after interrupt is serviced, the next interrupt is recognized.

Edge-Sensitive Trigger — The minimum t

is either 125 ns (V

= 5 V) or 250 ns (V

= 3 V). The period t

should not be less than the number of t

cycles it takes to execute the interrupt service routine plus 19 t

cycles.

ILIH

ILIL

cyc

Figure 10-6. External Interrupt Timing

HC705J2 Datasheet(PDF) 75 Page - Motorola, Inc

HC705J2 Datasheet(HTML) 75 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL