PC87372 datasheet(58/144 Pages) NSC

58 / 144 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.2

3.13.5 GPIO Event Routing Register (GPEVR)

This register enables the routing of the GPIO event (see Section 5.3.2 on page 66) to an IRQ. An exception to this is GPIO14

pin of Port 1, which lacks the GPEVR register (the register is reserved). GPEVR is reset to 00h.

Power Well: VSB3

Location:

Index F2h

Type:

R/W or RO

R/W or

EVTYPE (Event Type). This bit deﬁnes the type of the wake-up signal that issues an event from the

selected GPIO pin (see Section 5.3 on page 65).

0: Edge input (default)

1: Level input

R/W1S LOCKCFP (Lock Configuration of Pin). When set to 1, this bit locks the GPIO pin conﬁguration and

data (see also Section 5.4 on page 67) by disabling writing to itself, to GPCFG1 register bits PUPCTL,

OUTTYPE and OUTENA, to all of the bits of GPCFG2 register and to the corresponding bit in GPDO

and GPDIO registers. Once set, this bit can be cleared by VDD3 Power-Up reset (or Hardware reset).

0: R/W bits are enabled for write (default)

1: All bits are RO

R/W or

PUPCTL (Pull-Up Control). This bit controls the internal pull-up resistor of the selected GPIO pin (see

Section 5.2 on page 64).

0: Disabled (default)

1: Enabled

R/W or

OUTTYPE (Output Type). This bit controls the output buffer type of the selected GPIO pin (see Section

5.2 on page 64).

0: Open-drain (default)

1: Push-pull

R/W or

OUTENA (Output Enable). This bit controls the output buffer of the selected GPIO pin (see Section 5.2

on page 64).

0: TRI-STATE (default)

1: Output buffer enabled

Bit

76543210

Name

Reserved

EV2IRQ

Reset

00000000

Bit

Description

7-1

Reserved.

EV2IRQ (Event to IRQ Routing). Controls the routing of the event from the selected GPIO pin to IRQ (see

Section 5.3.2 on page 66).

0: Disabled (default)

1: Enabled

Bit

Type

Description

PC87372 Datasheet(PDF) 58 Page - National Semiconductor (TI)

PC87372 Datasheet(HTML) 58 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL