| Electronic Components Datasheet Search |
|
PC87372 Datasheet(PDF) 61 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87372 Datasheet(HTML) 61 Page - National Semiconductor (TI) |
|
61 / 144 page ![]() 3.0 Device Architecture and Configuration (Continued) 61 www.national.com Revision 1.2 3.14.3 Fan Speed Monitor Configuration Register (FSMCF) This register is reset to 00h. Power Well: VDD3 Location: Index F0h Type: Varies per bit Bit 76543210 Name LOCKFCF Reserved FANMON _EN2 Reserved FANMON _EN1 Reserved Reset 00000000 Bit Type Description 7 R/W1S LOCKFCF (Lock Fan Speed Configuration). When set to 1, this bit locks the bits of the FSMCF register by disabling writing to them (including the LOCKFCF bit itself). Once set, this bit can be cleared by VDD3 Power-Up reset (or Hardware reset). 0: R/W bits are enabled for write (default) 1: All bits are RO 6-5 − Reserved. 4 R/W or RO FANMON_EN2 (Fan Monitor Enable 2). When this bit is set to 1, the Fan Speed Monitor 2 is enabled and the rate of pulses received at the FANTACH2 tachometer input is measured. 0: Disabled (default) 1: Enabled 3-2 − Reserved. 1 R/W or RO FANMON_EN1 (Fan Monitor Enable 1). When this bit is set to 1, the Fan Speed Monitor 1 is enabled and the rate of pulses received at the FANTACH1 tachometer input is measured. 0: Disabled (default) 1: Enabled 0 − Reserved. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |