Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9528 Datasheet(PDF) 33 Page - Analog Devices

Part # AD9528
Description  JESD204B Clock Generator with 14 LVDS/HSTL Outputs
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9528 Datasheet(HTML) 33 Page - Analog Devices

Back Button AD9528 Datasheet HTML 29Page - Analog Devices AD9528 Datasheet HTML 30Page - Analog Devices AD9528 Datasheet HTML 31Page - Analog Devices AD9528 Datasheet HTML 32Page - Analog Devices AD9528 Datasheet HTML 33Page - Analog Devices AD9528 Datasheet HTML 34Page - Analog Devices AD9528 Datasheet HTML 35Page - Analog Devices AD9528 Datasheet HTML 36Page - Analog Devices AD9528 Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 67 page
background image
Data Sheet
AD9528
Rev. D | Page 33 of 67
SYSREF Mode 2: External with Retiming
Figure 38 shows the SYSREF clock path with Mode 2 selected.
Apply a differential or single-ended SYSREF clock signal to the
SYSREF_IN and SYSREF_IN pins (see Mode 1).
Unlike Mode 1, Mode 2 retimes the external SYSREF signal
either with the signal originating at the VCXO_IN
and VCXO_IN pins (Pin 11 and Pin 12, respectively), or with
the signal at the feedback node of PLL2. Register 0x0402, Bit 4
selects the source that retimes the external SYSREF signal. Note
that the SYSREF_REQ pin and Bit 0 of Register 0x0403 (SPI
SYSREF Request) are unused in Mode 2.
SYSREF Mode 3: Internal
Figure 39 shows the SYSREF clock path with Mode 3 selected.
Mode 3 uses the internal SYSREF pattern generator and the
SYSREF request feature to produce a user defined SYSREF
signal. A SYSREF request can be made via hardware (the
SYSREF_REQ pin) or software (Register 0x0403, Bit 0, the SPI
SYSREF request bit). In internal SYSREF mode, the PLLs must
be locked before the SYSREF request signal is used.
CONTROL
INTERFACE
(SPI AND I2C)
SYSREF GENERATION
SPI SYSREF
REQUEST
LOCK
DETECT
SYSREF
GENERATION
TRIGGER
AD9528
VCXO_IN PLL2 DIVIDER
SYSREF_REQ
D Q
D Q
D Q
SYSREF_IN
SYSREF_IN
TO
CLOCK
DISTRIBUTION
Figure 38. Mode 2, Retimes the External SYSREF to the Internal VCXO or PLL2 Input Divider Output and then Routes to the Clock Distribution Output(s)
CONTROL
INTERFACE
(SDI AND I2C)
SYSREF GENERATION
SPI SYSREF
REQUEST
LOCK
DETECT
SYSREF
GENERATION
TRIGGER
AD9528
VCXO_IN PLL2 DIVIDER
SYSREF_REQ
D Q
D Q
D Q
SYSREF_IN
SYSREF_IN
TO
CLOCK
DISTRIBUTION
Figure 39. Mode 3, SYSREF Generated Internally and Routed to the Clock Distribution



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com