56F8014 datasheet(45/124 Pages) FREESCALE

45 / 124 page

56F8014 Technical Data, Rev. 3

Freescale Semiconductor

Preliminary

5.6 Register Descriptions

A register address is the sum of a base address and an address offset. The base address is defined at the

system level and the address offset is defined at the module level. The ITCN module has 16 registers.

Table 5-2 ITCN Register Summary

(ITCN_BASE = $00 F060)

Acronym

Base Address +

Section Location

IPR0

Interrupt Priority Register 0

5.6.1

IPR1

Interrupt Priority Register 1

5.6.2

IPR2

Interrupt Priority Register 2

5.6.3

IPR3

Interrupt Priority Register 3

5.6.4

IPR4

Interrupt Priority Register 4

5.6.5

VBA

Vector Base Address Register

5.6.6

FIM0

Fast Interrupt Match 0 Register

5.6.7

FIVAL0

Fast Interrupt 0 Vector Address Low Register

5.6.8

FIVAH0

Fast Interrupt 0 Vector Address High Register

5.6.9

FIM1

Fast Interrupt Match 1 Register

5.6.10

FIVAL1

Fast Interrupt 1 Vector Address Low Register

5.6.11

FIVAH1

Fast Interrupt 1 Vector Address High Register

5.6.12

IRQP0

IRQ Pending Register 0

5.6.13

IRQP1

IRQ Pending Register 1

5.6.14

IRQP2

IRQ Pending Register 2

5.6.15

Reserved

ICTRL

$12

Interrupt Control Register

5.6.16

Reserved

56F8014 Datasheet(PDF) 45 Page - Freescale Semiconductor, Inc

56F8014 Datasheet(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL