Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SYNPWM Datasheet(PDF) 10 Page - Feeling Technology Corp.

Part # SYNPWM
Description  EPROM-Based 8-Bit Microcontroller with 10 bit ADC
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FEELING [Feeling Technology Corp.]
Direct Link  http://www.feeling-tech.com.tw/
Logo FEELING - Feeling Technology Corp.

SYNPWM Datasheet(HTML) 10 Page - Feeling Technology Corp.

Back Button SYNPWM Datasheet HTML 6Page - Feeling Technology Corp. SYNPWM Datasheet HTML 7Page - Feeling Technology Corp. SYNPWM Datasheet HTML 8Page - Feeling Technology Corp. SYNPWM Datasheet HTML 9Page - Feeling Technology Corp. SYNPWM Datasheet HTML 10Page - Feeling Technology Corp. SYNPWM Datasheet HTML 11Page - Feeling Technology Corp. SYNPWM Datasheet HTML 12Page - Feeling Technology Corp. SYNPWM Datasheet HTML 13Page - Feeling Technology Corp. SYNPWM Datasheet HTML 14Page - Feeling Technology Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 57 page
background image
FM8P73B
Web site: http://www.feeling-tech.com.tw
Rev1.0 Nov 20, 2013
P.10/FM8P73B
FEELING
TECHNOLOGY
2.1.3
STATUS (Status Register)
Address
Name
B7
B6
B5
B4
B3
B2
B1
B0
03h (r/w)
STATUS
-
-
PS
TO
̅̅̅̅
PD
̅̅̅̅
Z
DC
C
Legend: - = unimplemented, read as ‘0’.
This register contains the arithmetic status of the ALU, the RESET status.
If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these
three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO
̅̅̅̅ and PD
̅̅̅̅
bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be
different than intended. For example, CLRR STATUS will clear the upper three bits and set the Z bit. This leaves
the STATUS Register as 000u u1uu (where u = unchanged).
C : Carry/borrow bit.
ADDAR
= 1, Carry occurred.
= 0, No Carry occurred.
SUBAR
= 1, No borrow occurred.
= 0, Borrow occurred.
Note : A subtraction is executed by adding the two’s complement of the second operand. For rotate (RRR,
RLR) instructions, this bit is loaded with either the high or low order bit of the source register.
DC : Half carry/half borrow bit
ADDAR
= 1, Carry from the 4th low order bit of the result occurred.
= 0, No Carry from the 4th low order bit of the result occurred.
SUBAR
= 1, No Borrow from the 4th low order bit of the result occurred.
= 0, Borrow from the 4th low order bit of the result occurred.
Z : Zero bit.
= 1, The result of a logic operation is zero.
= 0, The result of a logic operation is not zero.
PD
̅̅̅̅ : Power down flag bit.
= 1, after power-up or by the CLRWDT instruction.
= 0, by the SLEEP instruction.
TO
̅̅̅̅ : Watch-dog timer overflow flag bit.
= 1, after power-up or by the CLRWDT or SLEEP instruction
= 0, a watch-dog time overflow occurred
PS : ROM Page Select bit
= 1, 200h ~ 2FFh
= 0, 000h ~ 0FFh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com