Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SYNPWM Datasheet(PDF) 12 Page - Feeling Technology Corp.

Part # SYNPWM
Description  EPROM-Based 8-Bit Microcontroller with 10 bit ADC
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FEELING [Feeling Technology Corp.]
Direct Link  http://www.feeling-tech.com.tw/
Logo FEELING - Feeling Technology Corp.

SYNPWM Datasheet(HTML) 12 Page - Feeling Technology Corp.

Back Button SYNPWM Datasheet HTML 8Page - Feeling Technology Corp. SYNPWM Datasheet HTML 9Page - Feeling Technology Corp. SYNPWM Datasheet HTML 10Page - Feeling Technology Corp. SYNPWM Datasheet HTML 11Page - Feeling Technology Corp. SYNPWM Datasheet HTML 12Page - Feeling Technology Corp. SYNPWM Datasheet HTML 13Page - Feeling Technology Corp. SYNPWM Datasheet HTML 14Page - Feeling Technology Corp. SYNPWM Datasheet HTML 15Page - Feeling Technology Corp. SYNPWM Datasheet HTML 16Page - Feeling Technology Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 57 page
background image
FM8P73B
Web site: http://www.feeling-tech.com.tw
Rev1.0 Nov 20, 2013
P.12/FM8P73B
FEELING
TECHNOLOGY
2.1.6
Timer1: 8-bit Timer & PWM1 Period
The Timer1 is an 8-bit down-count timer which include latch register. Please refer to 2.3 for detail Timer
description.
The Timer1 can also be combined with Timer2 as PWM1 period and duty and controlled by the register
PWM1CON. Please refer to 2.4 for detail PWM description.
2.1.6.1
T1CON (Timer1 Control Register)
Address
Name
B7
B6
B5
B4
B3
B2
B1
B0
0Bh (r/w)
T1CON
T1EN
T1LOAD
T1SO1
T1SO0
T1EDG
T1PS2
T1PS1
T1PS0
T1EN : TMR1 (PWM) Enable/Disable
= 1, TMR1 (PWM1) Enable.
= 0, TMR1 (PWM1) Disable.
T1LOAD : Enable/Disable Latch Buffer automatically load to counter register while writing to latch register
= 1, Enable TMR1 latch buffer automatically load to counter register while writing to latch register.
= 0, Disable TMR1 latch buffer automatically load to counter register while writing to latch register.
Note: This bit is only affected after latch register written. When the timer underflows, the latch register
data will automatically load into counter register.
T1SO1:T1SO0 : TMR1 clock source selection
T1SO1
T1SO0
TMR1 clock source
0
0
TMCKI(IOB2)
0
1
Internal instruction clock cycle
1
0
Fosc
1
1
Fosc*2
T1EDG : TMR1 clock edge selection. This bit works only when external clock source TMCKI (IOB2) selected.
= 1, TMR1 increased on falling edge of TMCKI pin.
= 0, TMR1 increased on rising edge of TMCKI pin.
T1PS2:T1PS0 : TMR1 Prescaler selection
T1PS2 : T1PS0
TMR1 Prescal rate
0
0
0
1:1
0
0
1
1:2
0
1
0
1:4
0
1
1
1:8
1
0
0
1:16
1
0
1
1:32
1
1
0
1:64
1
1
1
1:128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com