Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SYNPWM Datasheet(PDF) 22 Page - Feeling Technology Corp.

Part # SYNPWM
Description  EPROM-Based 8-Bit Microcontroller with 10 bit ADC
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FEELING [Feeling Technology Corp.]
Direct Link  http://www.feeling-tech.com.tw/
Logo FEELING - Feeling Technology Corp.

SYNPWM Datasheet(HTML) 22 Page - Feeling Technology Corp.

Back Button SYNPWM Datasheet HTML 18Page - Feeling Technology Corp. SYNPWM Datasheet HTML 19Page - Feeling Technology Corp. SYNPWM Datasheet HTML 20Page - Feeling Technology Corp. SYNPWM Datasheet HTML 21Page - Feeling Technology Corp. SYNPWM Datasheet HTML 22Page - Feeling Technology Corp. SYNPWM Datasheet HTML 23Page - Feeling Technology Corp. SYNPWM Datasheet HTML 24Page - Feeling Technology Corp. SYNPWM Datasheet HTML 25Page - Feeling Technology Corp. SYNPWM Datasheet HTML 26Page - Feeling Technology Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 57 page
background image
FM8P73B
Web site: http://www.feeling-tech.com.tw
Rev1.0 Nov 20, 2013
P.22/FM8P73B
FEELING
TECHNOLOGY
2.2
I/O Ports
There are totally 13 bi-directional tri-state I/O ports and one (IOB3) input only. All I/O pins (IOA<5:0>, IOB<7:0>)
have specified data direction control registers (IOSTA, IOSTB) which can configure these pins as output or input.
All the IO pins can also enable or disable a weak internal pull-high by setting APHCON and BPHCON. This weak
pull-high will be automatically turned off when the pin is configured as an output pin.
VR pin is reference voltage input pin of the ADC module, this pin does not have I/O function. The voltage on this
pin must not exceed VDD, otherwise it will cause the pin burned down.
Figure 2.3: Block Diagram of I/O Pins
IOA5 ~ IOA0:
Q
Q
D
IOST
Latch
EN
Q
Q
D
DATA
Latch
EN
I/O PIN
RD PORT
WR PORT
WR IOST
DATA BUS
Pull-high/ADC control is not shown in this figure
IOB7 ~ IOB4, IOB2 ~ IOB0:
RD PORT
WR PORT
WR IOST
Set PBIF
Q
Q
D
IOST
Latch
EN
Q
Q
D
DATA
Latch
EN
I/O PIN
Q
Q
D
Latch
EN
DATA BUS
PBIENx
Pull-high/ADC/OSC control is not shown in this figure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com