GD25B256DFIS datasheet(23/82 Pages) GIGADEVICE

23 / 82 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25B256D

Figure 7 Write Status Register Sequence Diagram

7.6. Read Extended Register (C8H)

Extended Register contains Address Bit A24. The Read Extended Register instruction is entered by driving CS# low

and shifting the instruction code “C8H” into the SI pin on the rising edge of SCLK. The Extended Register bits are then

shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 8.

When the device is in the 4-Byte Address Mode, the value of A24 Bit is ignored.

Figure 8 Read Extended Register Sequence Diagram

7.7.

Write Extended Register (C5H)

The Write Extended Register command could be executed no matter the Write Enable Latch (WEL) bit is 0 or 1.The

Write Extended Register instruction is entered by driving CS# low, sending the instruction code “C5H”, and then writing the

Extended Register data Byte as illustrated in Figure 9.

Upon power up or the execution of a Software/Hardware Reset, the Extended Register bit values will be cleared to 0.

Figure 9 Write Extended Register Sequence Diagram

Command

01H/31H/11H

CS#

SCLK

High-Z

9 10 11 12 13 14 15

MSB

Status Register in

Command

C8H

CS#

SCLK

High-Z

9 10 11 12 13 14 15

MSB

Extended Addr.

MSB

Extended Addr.

Command

C5H

CS#

SCLK

High-Z

9 10 11 12 13 14 15

MSB

Extended Addr.

GD25B256DFIS Datasheet(PDF) 23 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25B256DFIS Datasheet(HTML) 23 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL