DP83261AVF datasheet(46/132 Pages) NSC

46 / 132 page

60 Control Information (Continued)

Internal Event Latch Register (IELR)

The Internal Event Latch Register (IELR) reports internal errors in the BMAC device These errors include MAC Parity errors and

inconsistencies in the Receiver and Transmitter state machines

After an internal state machine is detected and reported (bit RSMERR for the receiver and TSMERR for the transmitter) the

Current Receive Status Register (CRS0) and Current Transmit Status Register (CTS0) continue to be updated as normal

Errors internal to the BMAC device cause a MAC

Reset

ACCESS RULES

Address

Read

Write

28h

Always

Condition

RES

TSMERR

RSMERR

RES

MPE

Bit

Symbol

Description

MPE

MAC Interface Parity Error

Indicates a Parity Error on the MAC Request Data pins (MRD7 – 0) when

parity is enabled on the MA

Request Interface (bits MRP of the Mode Register is set and pin TXACK is

asserted)

RES

Reserved

RSMERR

Receive State Machine Error

Indicates inconsistency in the Receiver state machine When set causes

bit MCRST of the Function Register to be set

TSMERR

Transmit State Machine Error

Indicates inconsistency in the Transmitter state machine When set

causes bit MCRST of the Function Register to be set

D4 – 7

RES

Reserved

DP83261AVF Datasheet(PDF) 46 Page - National Semiconductor (TI)

DP83261AVF Datasheet(HTML) 46 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL