Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

845GL Datasheet(PDF) 86 Page - Intel Corporation

Part # 845GL
Description  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

845GL Datasheet(HTML) 86 Page - Intel Corporation

Back Button 845GL Datasheet HTML 82Page - Intel Corporation 845GL Datasheet HTML 83Page - Intel Corporation 845GL Datasheet HTML 84Page - Intel Corporation 845GL Datasheet HTML 85Page - Intel Corporation 845GL Datasheet HTML 86Page - Intel Corporation 845GL Datasheet HTML 87Page - Intel Corporation 845GL Datasheet HTML 88Page - Intel Corporation 845GL Datasheet HTML 89Page - Intel Corporation 845GL Datasheet HTML 90Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 193 page
background image
Register Description
86
Intel® 82845G/82845GL/82845GV GMCH Datasheet
3.5.2.16
SSTS1—Secondary Status Register (Device 1)
Address Offset:
1Eh
Default Value:
02A0h
Access:
RO, R/WC
Size:
16 bits
SSTS1 is a 16-bit status register that reports the occurrence of error conditions associated with
secondary side (i.e., PCI_B/AGP side) of the “virtual” PCI-to-PCI bridge embedded within the
GMCH.
Bit
Description
15
Detected Parity Error (DPE)—R/WC.
0 = Software sets DPE1 to 0 by writing a 1 to this bit.
1 = Indicates GMCH’s detection of a parity error in the address or data phase of PCI_B/AGP bus
transactions.
14
Received System Error (RSE)—RO.
Hardwired to 0. GMCH does not have an SERR# signal pin on
the AGP interface.
13
Received Master Abort Status (RMAS)—R/WC.
0 = Software resets this bit to 0 by writing a 1 to it.
1 = GMCH terminated a Host-to-PCI_B/AGP with an unexpected master abort.
12
Received Target Abort Status (RTAS)—R/WC.
0 = Software resets RTAS1 to 0 by writing a 1 to it.
1 = GMCH-initiated transaction on PCI_B/AGP is terminated with a target abort.
11
Signaled Target Abort Status (STAS)—RO.
Hardwired to a 0. GMCH does not generate target
abort on PCI_B/AGP.
10:9
DEVSEL# Timing (DEVT)—RO.
Hardwired to a 00. This field indicates the timing of the DEVSEL#
signal when the GMCH responds as a target on PCI_B/AGP. It is hardwired to 01b (medium) to
indicate the time when a valid DEVSEL# can be sampled by the initiator of the PCI cycle.
8
Master Data Parity Error Detected (DPD)—RO.
Hardwired to 0. GMCH does not implement
G_PERR# signal on PCI_B.
7
Fast Back-to-Back (FB2B)—RO.
Hardwired to 1. GMCH, as a target, supports fast back-to-back
transactions on PCI_B/AGP.
6
Reserved.
5
66/60 MHz Capability (CAP66)—RO.
Hardwired to 1. Indicates that the AGP/PCI_B bus is capable
of 66 MHz operation.
4:0
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com