RA4W1 datasheet(43/105 Pages) RENESAS

43 / 105 page

R01DS0359EJ0100 Rev.1.00

Page 43 of 105

Mar 31, 2020

RA4W1 Datasheet

2. Electrical Characteristics

2.3

AC Characteristics

2.3.1

Frequency

Note 1.

The lower-limit frequency of FCLK is 1 MHz while programming or erasing the flash memory. When using FCLK for

programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer

frequency such as 1.5 MHz cannot be set.

Note 2.

The frequency accuracy of FCLK must be ±3.5% while programming or erasing the flash memory. Confirm the frequency

accuracy of the clock source.

Note 3.

The lower-limit frequency of PCLKC is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the 14-bit A/D converter is in

use.

Note 4.

See section 9, Clock Generation Circuit in User’s Manual for the relationship of frequencies between ICLK, PCLKA, PCLKB,

PCLKC, PCLKD, and FCLK.

Note 5.

The maximum value of operation frequency does not include the internal oscillator errors. The operation can be guaranteed

with the errors of the internal oscillator. For details on the range for guaranteed operation, see Table 2.23, Clock timing.

Table 2.18

Operation frequency value in high-speed operating mode

Conditions: VCC = AVCC0 = 2.4 to 3.6 V

Parameter

Symbol

Min

Typ

Max*5

Unit

Operation

frequency

System clock (ICLK)*4

2.7 to 3.6 V

0.032768

MHz

2.4 to 2.7 V

0.032768

FlashIF clock (FCLK)*1, *2, *4

2.7 to 3.6 V

0.032768

2.4 to 2.7 V

0.032768

Peripheral module clock (PCLKA)*4

2.7 to 3.6 V

2.4 to 2.7 V

Peripheral module clock (PCLKB)*4

2.7 to 3.6 V

2.4 to 2.7 V

Peripheral module clock (PCLKC)*3, *4

2.7 to 3.6 V

2.4 to 2.7 V

Peripheral module clock (PCLKD)*4

2.7 to 3.6 V

2.4 to 2.7 V

Table 2.19

Operation frequency value in Middle-speed mode

Conditions: VCC = AVCC0 = 1.8 to 3.6 V

Parameter

Symbol

Min

Typ

Max*5

Unit

Operation

frequency

System clock (ICLK)*4

2.7 to 3.6 V

0.032768

MHz

2.4 to 2.7 V

0.032768

1.8 to 2.4 V

0.032768

FlashIF clock (FCLK)*1, *2, *4

2.7 to 3.6 V

0.032768

2.4 to 2.7 V

0.032768

1.8 to 2.4 V

0.032768

Peripheral module clock (PCLKA)*4

2.7 to 3.6 V

2.4 to 2.7 V

1.8 to 2.4 V

Peripheral module clock (PCLKB)*4

2.7 to 3.6 V

2.4 to 2.7 V

1.8 to 2.4 V

Peripheral module clock (PCLKC)*3, *4

2.7 to 3.6 V

2.4 to 2.7 V

1.8 to 2.4 V

Peripheral module clock (PCLKD)*4

2.7 to 3.6 V

2.4 to 2.7 V

1.8 to 2.4 V

RA4W1 Datasheet(PDF) 43 Page - Renesas Technology Corp

RA4W1 Datasheet(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL