RA4W1 datasheet(48/105 Pages) RENESAS

48 / 105 page

R01DS0359EJ0100 Rev.1.00

Page 48 of 105

Mar 31, 2020

RA4W1 Datasheet

2. Electrical Characteristics

2.3.3

Reset Timing

Note 1.

When OFS1.LVDAS = 0.

Note 2.

When OFS1.LVDAS = 1.

Figure 2.30

Reset input timing at power-on

Figure 2.31

Reset input timing (1)

Table 2.24

Reset timing

Parameter

Symbol

Min

Typ

Max

Unit

Test

conditions

RES pulse width

At power-on

tRESWP

Figure 2.30

Other than above

tRESW

μs

Figure 2.31

Wait time after RES cancellation

(at power-on)

LVD0: enable*1

tRESWT

0.7

-ms

Figure 2.30

LVD0: disable*2

0.3

Wait time after RES cancellation

(during powered-on state)

LVD0: enable*1

tRESWT2

0.5

-ms

Figure 2.31

LVD0: disable*2

0.05

Internal reset cancellation time (Watchdog

timer reset, SRAM parity error reset,

SRAM ECC error reset, Bus master MPU

error reset, Bus slave MPU error reset,

Stack pointer error reset, Software reset)

LVD0: enable*1

tRESWT3

0.6

-ms

LVD0: disable*2

0.15

VCC

RES

tRESWP

Internal reset

tRESWT

RES

Internal reset

tRESWT2

tRESW

RA4W1 Datasheet(PDF) 48 Page - Renesas Technology Corp

RA4W1 Datasheet(HTML) 48 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL