Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RX113 Datasheet(PDF) 77 Page - Renesas Technology Corp

Part # RX113
Description  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX113 Datasheet(HTML) 77 Page - Renesas Technology Corp

Back Button RX113 Datasheet HTML 73Page - Renesas Technology Corp RX113 Datasheet HTML 74Page - Renesas Technology Corp RX113 Datasheet HTML 75Page - Renesas Technology Corp RX113 Datasheet HTML 76Page - Renesas Technology Corp RX113 Datasheet HTML 77Page - Renesas Technology Corp RX113 Datasheet HTML 78Page - Renesas Technology Corp RX113 Datasheet HTML 79Page - Renesas Technology Corp RX113 Datasheet HTML 80Page - Renesas Technology Corp RX113 Datasheet HTML 81Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 131 page
background image
R01DS0216EJ0120 Rev.1.20
Page 77 of 131
Sep 07, 2020
RX113 Group
5. Electrical Characteristics
Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the
external clock is stable.
Note 2. Reference values when an 8-MHz resonator is used.
When specifying the main clock oscillator stabilization time, set the MOSCWTCR register with a stabilization time value that is
equal to or greater than the resonator-manufacturer-recommended value.
After changing the setting of the MOSCCR.MOSTP bit so that the main clock oscillator operates, read the OSCOVFSR.MOOVF
flag to confirm that is has become 1, and then start using the main clock.
Note 3. The VCC range should be 2.4 to 3.6 V when the PLL is used.
Note 4. After changing the setting of the SOSCCR.SOSTP bit or RCR3.RTCEN bit so that the sub-clock oscillator operates, only start
using the sub-clock after the sub-clock oscillation stabilization wait time that is equal to or greater than the
oscillator-manufacturer-recommended value has elapsed.
Reference value when a 32.768-kHz resonator is used.
Note 5. The VCC range should be 3.0 to 3.6 V when the USBPLL is used.
Note 6. The input frequency can be set to 6 or 8 MHz only and the oscillation frequency can be set to 48 MHz only.
Note 7. Only 32.768 kHz can be used.
Table 5.22
Clock Timing
Conditions: 1.8 V
≤ VCC = VCC_USB ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS_USB = 0 V, T
a = –40 to +105°C
Item
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
XTAL external clock input cycle time
tXcyc
50
—
—
ns
Figure 5.18
XTAL external clock input high pulse width
tXH
20
—
—
ns
XTAL external clock input low pulse width
tXL
20
—
—
ns
XTAL external clock rising time
tXr
——
5
ns
XTAL external clock falling time
tXf
——
5
ns
XTAL external clock input wait time*1
tEXWT
0.5
—
—
µs
Main clock oscillator oscillation
frequency
2.4
≤ VCC ≤ 3.6
fMAIN
1—
20
MHz
1.8
≤ VCC < 2.4
1
—
8
Main clock oscillation stabilization time (crystal)*2
tMAINOSC
—
3
—
ms
Figure 5.19
Main clock oscillation stabilization time (ceramic
resonator)*2
tMAINOSC
—50
—
µs
LOCO clock oscillation frequency
fLOCO
3.44
4.0
4.56
MHz
LOCO clock oscillation stabilization time
tLOCO
—
—
0.5
µs
Figure 5.20
IWDT-dedicated clock oscillation frequency
fILOCO
12.75
15
17.25
kHz
IWDT-dedicated clock oscillation stabilization time
tILOCO
—
—
50
µs
Figure 5.21
HOCO clock oscillation frequency
fHOCO
31.52
32
32.48
MHz
Ta = –40 to 85°C
31.68
32
32.32
Ta = –20 to 85°C
31.36
32
32.64
Ta = –40 to 105°C
HOCO clock oscillation stabilization time
tHOCO
—
—
56
µs
Figure 5.23
PLL input frequency*3
fPLLIN
4—
8
MHz
PLL circuit oscillation frequency*3
fPLL
32
—
48
MHz
PLL clock oscillation stabilization time
tPLL
—
—
50
µs
Figure 5.24
PLL free-running oscillation frequency
fPLLFR
—8—
MHz
USBPLL input frequency*5
fPLLIN
—6, 8*6
—MHz
USBPLL circuit oscillation frequency*5
fPLL
—48*6
—MHz
USBPLL clock oscillation stabilization time
tPLL
—
—
50
µs
Figure 5.24
Sub-clock oscillator oscillation frequency*7
fSUB
—
32.768
—
kHz
Sub-clock oscillation stabilization time*4
tSUBOSC
—
0.5
—
s
Figure 5.25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com