Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RX113 Datasheet(PDF) 89 Page - Renesas Technology Corp

Part # RX113
Description  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX113 Datasheet(HTML) 89 Page - Renesas Technology Corp

Back Button RX113 Datasheet HTML 85Page - Renesas Technology Corp RX113 Datasheet HTML 86Page - Renesas Technology Corp RX113 Datasheet HTML 87Page - Renesas Technology Corp RX113 Datasheet HTML 88Page - Renesas Technology Corp RX113 Datasheet HTML 89Page - Renesas Technology Corp RX113 Datasheet HTML 90Page - Renesas Technology Corp RX113 Datasheet HTML 91Page - Renesas Technology Corp RX113 Datasheet HTML 92Page - Renesas Technology Corp RX113 Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 131 page
background image
R01DS0216EJ0120 Rev.1.20
Page 89 of 131
Sep 07, 2020
RX113 Group
5. Electrical Characteristics
Note:
tPcyc: PCLK cycle
Note 1. This applies when the SMR.CKS[1:0] bits = 00b and the SNFR.NFCS[2:0] bits = 010b while the SNFR.NFE bit = 1 and the
digital filter is enabled.
Table 5.34
Timing of On-Chip Peripheral Modules (5)
Conditions: 2.7 V
≤ VCC = VCC_USB ≤ 3.6 V, 2.7 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS_USB = 0 V, fPCLKB ≤ 32 MHz,
Ta = –40 to +105°C
Item
Symbol
Min.
Max.
Unit
Test
Conditions
Simple I2C
(Standard mode)
SDA0 input rise time
tSr
—
1000
ns
Figure 5.49
SDA0 input fall time
tSf
—
300
ns
SDA0 input spike pulse removal time
tSP
04 × tpcyc*1
ns
Data input setup time
tSDAS
250
—
ns
Data input hold time
tSDAH
0—
ns
SCL0, SDA0 capacitive load
Cb
—
400
pF
Simple I2C
(Fast mode)
SCL0, SDA0 input rise time
tSr
—
300
ns
Figure 5.49
SCL0, SDA0 input fall time
tSf
—
300
ns
SCL0, SDA0 input spike pulse removal time
tSP
04 × tpcyc*1
ns
Data input setup time
tSDAS
100
—
ns
Data input hold time
tSDAH
0—
ns
SCL0, SDA0 capacitive load
Cb
—
400
pF
Table 5.35
Timing of On-Chip Peripheral Modules (6)
Conditions: 1.8 V
≤ VCC = VCC_USB ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS_USB = 0 V, fPCLKB ≤ 32 MHz,
Ta = –40 to +105°C
Item
Symbol
Min.
Max.
Unit
Test
Conditions
SSI
AUDIO_MCLK input
frequency
2.7 V or above
tAUDIO
125
MHz
1.8 V or above
1
4
Output clock cycle
tO
250
—
ns
Figure 5.50
Input clock cycle
tI
250
—
ns
Clock high pulse width
tHC
0.4
0.6
to, ti
Clock low pulse width
tLC
0.4
0.6
to, ti
Clock rise time
tRC
—20
ns
Data delay time
2.7 V or above
tDTR
—
65
ns
Figure 5.51
Figure 5.52
1.8 V or above
—
105
Setup time
2.7 V or above
tSR
65
—
ns
1.8 V or above
90
—
Hold time
tHTR
40
—
ns
WS changing edge SSIDATA output delay
tDTRW
—
105
ns
Figure 5.53



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com