UPD17P136ACT datasheet(67/292 Pages) NEC

67 / 292 page

CHAPTER 7 SYSTEM REGISTER (SYSREG)

Figure 7-9. Modification of Data Memory Address by Index Register and Memory Pointer

Data memory address specified by m

Indirect transfer address specified by @r

IXE

MPE

BANK

(r)

MPL

(r)

BANK

IXH

IXM

Setting prohibited

Row address

Bank

Column address

Row address

Bank

Column address

Logical OR

MPH

BANK

IXH

IXM

Logical OR

IXL

BANK

BANK : Bank register

: Index register

IXE

: Index enable flag

IXH

: Bits 10 through 8 of index register

IXM : Bits 7 through 4 of index register

IXL

: Bits 3 through 0 of index register

: Data memory indicated by mR and mC

: Data memory row address

: Data memory column address

: Memory pointer

MPE : Memory pointer enable flag

MPH : High-order 3 bits of memory pointer

MPL : Low-order 4 bits of memory pointer

: General register column address

: General register pointer

(

×)

: Contents addressed by

×: Direct address such as r

Table 7-2. Instructions Subject to Address Modification

Arithmetic

ADD

r, m

operation

ADDC

SUB

m, #n4

SUBC

Logical

AND

operation

r, m

XOR

m, #n4

Judgment

SKT

m, #n

SKF

Compare

SKE

SKGE

m, #n4

SKLT

SKNE

Transfer

r, m

m, r

MOV

m, #n4

@r, m

m, @r

–––––––––––––––––

UPD17P136ACT Datasheet(PDF) 67 Page - NEC

UPD17P136ACT Datasheet(HTML) 67 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL