VR4102 datasheet(43/701 Pages) NEC

43 / 701 page

CHAPTER 1 INTRODUCTION

1.5 VR4100 CPU CORE

Figure 1-2. VR4100 CPU Core Internal Block Diagram

VR4100 CPU core

CPU

CP0

Instruction

Cache

(4K bytes)

Data

Cache

(1K bytes)

Bus

Interface

Clock

Generator

Address/Data(o)

Address/Data(i)

Internal Clock

ID bus

VA bus

Control(o)

Control(i)

TLB

1.5.1 VR4100 CPU Core

(1) CPU bus interface

The CPU bus interface controls data transmission/reception between the VR4100 CPU core and the BCU, which

is one of peripheral units. The VR4100 CPU interface consists of two 32-bit multiplexed address/data buses (one

is for input, and another is for output), clock signals, and control signals such as interrupts.

(2) Clock generator

The following clock inputs are oscillated and supplied to internal units.

x 32.768-kHz clock for RTC unit:

oscillating a 32.768-kHz crystal resonator input via an internal oscillator to supply to the RTC unit.

x 8.432-MHz clock for serial interface and the VR4102’s reference operating clock:

oscillating an 18.432-MHz crystal resonator input via an internal oscillator, and then multiplying it by phase-

locked loop (PLL) to generate a pipeline clock (PClock). The internal bus clock (TClock) is generated from

PClock and supplied to peripheral units.

(3) Instruction cache

The instruction cache employs direct mapping, virtual index, and physical tag. Its capacity is 4K bytes.

(4) CPU

CPU has hardware resources to process an integer instruction. They are the 64-bit register file, 64-bit integer

data bus, and multiply-and-accumulate operation unit.

VR4102 Datasheet(PDF) 43 Page - NEC

VR4102 Datasheet(HTML) 43 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL